HP 13272 FLEXIBLE DISC SYSTEM MANUAL PART NO. 13255-91223

REVISED DECEMBER-29-80

DATA TERMINAL TECHNICAL INFORMATION





13272 FLEXIBLE DISC SYSTEM,

TABLE OF CONTENTS

SECTION	CONTENTS	PAGE
1.0 2.0 3.0	INTRODUCTION	4 18 18 20 22 24
	3.4.1 DRIVE INTERFACE DRIVERS/RECEIVERS	26 27
4.0	DRIVE ELECTRONICS PCA THEORY OF OPERATION	33 34 38
5.0 6.0 7.0 8.0	DRIVE MECHANISM TWO DRIVE SYSTEM CONNECTION FIGURES, DIAGRAMS AND MATERIAL LISTS APPENDICES	42
	A. HP PHYSICAL FORMAT B. MFM RECORDING C. SELF TEST FLOWCHART AND ERROR CODES D. Z80 I/O REGISTER DEFINITION E. DISC COMMANDS	46 48 57

HP 13272 FLEXIBLE DISC SYSTEM MANUAL PART NO. 13255-91223

REVISED DECEMBER-29-80

The information contained in this document is subject to change ${\sf I}$ without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS I MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF I MERCHANDABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard I shall not be liable for errors contained herein or for incidental or I consequential damages in connection with the furnishing, performance, I or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright 1980 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

TABLE OF CONTENTS

SECTION	CONTENTS	PAGE
1.0	INTRODUCTION	
3.0	MINIFLOPPY CONTROLLER PCA THEORY OF OPERATION	•
	3.1 GENERAL OVERVIEW	
	3.2 TERMINAL INTERFACE	20
	3.3 PROCESSOR	22
	3.4 DRIVE INTERFACE	
	3.4.1 DRIVE INTERFACE DRIVERS/RECEIVERS	
	3.4.2 FLOPPY DISC CONTROLLER	
	3.4.4 PHASE LOCKED LOOP	
4.0	DRIVE ELECTRONICS PCA THEORY OF OPERATION	
	4.1 GENERAL OVERVIEW	
	4.2 CONTROL LOGIC	34
	4.3 WRITE CIRCUIT	38
	4.4 READ CIRCUIT	41
5.0	DRIVE MECHANISM	42
6.0	TWO DRIVE SYSTEM CONNECTION	
7.0	FIGURES, DIAGRAMS AND MATERIAL LISTS	43
8.0	APPENDICES	
	A. HP PHYSICAL FORMAT	• •
	B. MFM RECORDING	
	C. SELF TEST FLOWCHART AND ERROR CODES	
	In the Macon Committee of the contract of the	ωv

1.0 INTRODUCTION

The 13272 FLEXIBLE DISC SYSTEM consists of one MINIFLOPPY CONTROLLER PCA (02640-60223) in the HP 264X terminal, and up to two external Flexible Disc Drives (13270-60013). In a one drive system, the DISC DRIVE is connected to the CONTROLLER PCA through the CONTROLLER CABLE. In a two drive configuration, the second drive is daisy chained to the first one using the T-BLOCK and the NEXT DRIVE CABLE. The file system needed to support the FLEXIBLE DISC SYSTEM is presently only in the terminal firmware of the 2642A. The disc system hardware is compatible with all other members of the 264X family except the 2640B.

The MINIFLOPPY CONTROLLER PCA provides the control logic and processing capabilities needed to interface the HP 264X terminal with the DISC DRIVES. The MINIFLOPPY CONTROLLER PCA contains a Processor (Z80-A) and ROM (8K X 8bits), which enable it to directly execute DISC COMMANDS received from the Terminal PROCESSOR (02640-60209).

The DRIVE itself is composed of the DRIVE ELECTRONICS PCA, the SERVO CONTROL PCA, and the DRIVE MECHANISM. It uses 5.25 inch (13.4 cm) FLEXIBLE DISCS.

The function of the DRIVE ELECTRONICS PCA is to write and read magnetic transitions to and from the disc. It receives digital data from the controller and converts them to analog form for magnetic storage on the disc. It also takes these magnetic transitions from the media and, after amplification, filtering, and differentiation, converts them back to digital form for decoding in the controller.

2.0 OPERATING PARAMETERS

A summary of operating parameters for the MINIFLOPPY DISC MODULE is contained in Tables 1.0 to 5.8.

Table 1.0 Physical parameters

				
i Part i		1	Size (L X W X D)	l Weight l
l Number I	Nomenclature	1	+/- 0.2 cm	l (kg) l
=====================================		===== ===============================		
1		1		1
1 02640-60223	MINIFLOPPY CONTROLLER	ı	32.6 X 10.2 X 1.4	1
1		l		1
13270-60002	DRIVE ELECTRONICS PCA	!	16.3 X 14.4 X 1.0	1
1 17000 (0017)	WK (PC 400 L E (PP)	!		1 1
13270-60013	DRIVE (in package)	1	28.8 X 12.8 X 18	1 4.4
13270-60003	CONTROLLER CABLE	1	1.2 m (length)	1 1
1 132/0 00003 1	CONTROLLER CHELE	1	1.2 m (Length)	1 1
1 13270-60004 1	NEXT DRIVE CABLE	i	0.7 m (length)	i
1		i		i i
I 13270-60005 I	T - BLOCK	1	10.5 X 3.6 X 1.8	1
1		1		1
=======================================		=====		=======================================
1				1
I Num	ber of backplane slots red	quirec	1: 1	1
1				1

Table 2.0 Reliability and Environmental Information

Environmental: (X) HP Class B Restrictions: Type tested at product level. This environmental classification does not apply to the disc itself. The temperature and humidity specifications for the flexible ! disc are as follows: Ambient temperature 10 C - 40 C Relative humidity 20~%~-~80~%25 C Maximum wet bulb Failure rate: MINIFLOPPY CONTROLLER PCA : 3.1 % per 1000 hours DRIVE ELECTRONICS PCA : 1.5 % per 1000 hours SERVO CONTROL PCA : .5 % per 1000 hours DRIVE MECHANISM : 2.5 % per 1000 hours (at 5% motor duty cycle)

Table 3.0 Power Supply and Clock Requirements
MINIFLOPPY CONTROLLER PCA
(At +/- 5% unless otherwise specified)

===	=== :::: :	=======================================		=======================================	=======================================	: == == == == == == == == == == == == ==			====	=======================================		: ::: ::: ::: ::: ::: :::						
1			1			1				1		I						
1	.4-	5 Volts D	CI	+12 Vo	lts DC	1	-12 Vol	ts DC		1 -4	2 Volts	DC I						
ı			1			Ì				1		1						
1	6	875 mA	typ I	2 3	5 MA t	typ I	e 16	MΑ	typ	1 @	MΑ	l						
1		1400 MA			MA c		30					j						
i			i	·		ı		• • • •			APPLICA	ABLE I						
==	== == =			=======================================	========		z: 	======	: == == ==	## ## ## ## ## ## ## ## ## ## ## ## ##	======================================							
1						j						1						
1		11	5 Volts	AC		ı	2	20 Va	lts	AC		1						
1						ı						i						
i		P	A			i		æ		A		i						
		•	n			<u> </u>		·		п		;						
!												!						
- 1		NOT	APPLICA	RLE		ı		NUT A	APPLI	CABLE		1						
m: :=	==:	: :: :: :		========	=======================================	: = = = = = = =	========	::: ::: ::: :::	====	====== :	= ::: ::: ::: = ::: :: = ::	:::::::::::::::::::::::::::::::::::::::						
1												1						
1			С	lock fr	equency	16.0	+/- ,05	MHZ,				1						
1							ated on	-										
1									•			1						
	== == =			= = = = = = = = = = = = = = = = = = =				<u></u>	: == == =: =:									

Table 3.1 Power Supply Requirements
DRIVE ELECTRONICS PCA
DRIVE MECHANISM

 +5 Volts DC	 +12	 -12 V	Volts DC	
@ 280 mA (drive electronics PCA)	I 460 mA (drive I electronics PCA I + Stepper Motor.	e	mA	@ mA
	320 ma for Stepper Motor alone) 	NOT A	PPLICABLE	NOT APPLICABLE
 	600 ma (Servo PCA) 			
 		:		
i I 115 Volts ad	= !		220 Volts	sac I
NOT APPLICAT	BLE.		NOT APPLI	ICABLE
======================================	=======================================			
	Clock Frequency :	NOT APP	LICABLE	f !
=======================================	=======================================	:=======		

NOTE 1: The DRIVE ELECTRONICS PCA receives power from the CONTROLLER PCA through the CONTROLLER CABLE. A total of six lines is dedicated to +12 volts. Two of them are named +12 VA on the DRIVE ELECTRONICS PCA, +12 VA has a separate LC filtering network on the DRIVE ELECTRONICS PCA to keep the large transients associated with the spindle motor from disturbing the read/write circuits.

Table 4.0 MINIFLOPPY CONTROLLER PCA Backplane interface connector

Connector and Pin No 	Signal Name	Signal Description
P1 pin 1	+5 V	+5 Volts dc power supply
-2	GND	Ground common return (power and signal)
-3	not used	
- 4	-12 V	-12 Volts dc power supply
-5	ADDRO	Negative true, address bit 0
-6	ADDRI	Negative true, address bit 1
- 7		I Not used I
- 8		I Not used !
- 9	ADDR4	Negative true, address bit 4
-10		I Not used I
11		Not used
-12		I Not used !
-13		Not used
-14	ADDR9	Negative true, address bit 9
1 -15 1	ADDR 10	Negative true, address bit 10
-16	ADDR11	Negative true, address bit 11
1 -17 1		Not used
1 -18		I Not used
-19		l Not used
-20		Not used
-21	170	
	GND	 Ground common return (power and signals)

Table 4.0 Backplane interface connector (cont'd.)

l Connector l and pin No	Signal	Signal
I and bru wo	l name ===========	·
P1 pin A	1	Ground common return (power and signals)
F t	POLL	Negative true, Polled interrupt I Identification Request
-с	+12 V	+12 Volts DC Power supply
a	, 	i Not used
- E	BUSO	Negative true, Data bus bit 0
j F	BUST	Negative true, Data bus bit 1
 	BUS2	Negative true, Data bus bit 2
	BUS3	Negative true, Data bus bit 3
	BUS4	Negative true, Data bus bit 4
· ![!	BUS5	Negative true, Data bus bit 5
	BUS6	Negative true, Data bus bit 6
N	BUS7	Negative true, Data bus bit 7
p	WRITE	Negative true, Write/Read type cycle
iR i	ATN2	Negative true, CTU and Polled interrupt Request
-S		I Not used I
·	PRIOR IN	Bus controller priority input
·	PRIOR OUT	Bus controller priority output
V		l Not used I
		Not used
I X I		Not used
Y	REQ	Negative true, Request (Bus data currently valid)
-Z	:	I Not used I

Table 4.1 MINIFLOPPY CONTROLLER PCA AND DRIVE ELECTRONICS PCA Drive interface connector (SEE NOTE 2)

I Connector	Signal	Signal						
l and pin No		· · · · · · · · · · · · · · · · · · ·						
IP2/J1 pin 1	I OUTDAO							
- 2	DAO/INDAO	Output, Drive address Bit O (SEE NOTE 2)						
- 3	OUTDA1	Output address to next drive (MSB) (SEE NOTE 2)						
· 4	DA1/INDA1	Output, Drive address Bit 1 (SEE NOTE 2)						
1 - 5 I	GND I	Ground common return (power and signals)						
· 6	INDEX	Input, Index pulse, Indicates that the first physical sector of the track follows. (low assertion)						
. 7 i	дир	Ground common return (power and signals)						
8 8 	HEAD LOAD	Output, This signal commands the drive to lower the head onto the disc. HEAD LOAD is latched by the addressed drive when the STROBE signal is asserted. The latched signal is also used to change the definition of P2-13 and 11. This signal has no mechanical effect on the TANDON DRIVE, since there is no head load solenoid.						
- 9 - 9 	DISCID1	Input, Disc identification bit 1, The middle bit of the identification code that allows the controller to find out what type of drive is connected.						
-10	STROBE	Output, Strobe signal, Latches the following						
i !		signals on the DRIVE ELECTRONICS PCA; MOTOR ON I DRIVE SELECT, HEAD LOAD, and SIDE SELECT. (low I						
]	!	assertion)						
-11 	DISCID2	Input, Disc identification bit 2 (MSB), This signal is the disc ID when the latched HEAD LOAD signal is false. When the latched HEAD LOAD is true, this signal is used during self test to indicate that read data or write data pulses are occuring more frequently than every 9 uSec.						

Table 4.1 Drive interface connector (cont'd.)

Connector and pin No	•	Signal description
•		•
	DRIVE SELECT!	Output, Indicates that the drive is being selected for reading, writing, seeking, or returning status to the controller. DRIVE SELECT is latched by the addressed drive when the STROBE signal is asserted. In addition, circuitry is provided on each drive board to deselect the drive if another drive is selected. This prevents buffer contention, since the latched DRIVE SELECT signal is used to enable the outputs from each drive that are wired in parallel on the interface. (low assertion)
13	DISCIDO I	Input, Disc identification bit 0 (LSB). This signal is the disc ID when the latched HEAD LOAD signal is false. When the latched HEAD LOAD signal is true, this signal is used to indicate that a disc is installed and is spinning (i.e. that index pulses are occuring more frequently than every 300 msec)
-14 -14	STEP I	Output, Commands the selected drive to move the head one track in the direction indicated by the DIRC signal. (low assertion)
-15 -15 	DISC CHANGE!	Input, Indicates that a disc has been removed from or inserted into the drive. Transitions of the write protect switch cause the disc change flip-flop to be set. This flip-flop may be cleared by addresssing and strobing the drive with DRIVE SELECT, HEAD LOAD, and MOTOR ON deasserted. (low assertion)
-16	DIRC I	Output, Specifies which direction the head is to be moved by the STEP pulses. The head moves inward (i.e. toward higher numbered tracks) when this signal is asserted. (low assertion)
-17 -17 	READ DATA I	Input, Serial data read from the drive. This signal pulses each time a flux transition is detected by the read circuitry. (low assertion)

Table 4.1 Drive interface connector (cont'd.)

l Connector Land pin No	••	Signal description
		,
 P2/J1 pin18 	I MOTOR ON	Output, Commands the drive to turn on the Spindle motor. MOTOR ON is latched by the Staddressed drive when the STROBE signal is Statement of the Stroke statement of the Strok
-19 ! !	SIDE SELECT	Output, Indicates which side of the diskette is being read from or written to. SIDE SELECT is latched by the addressed drive when the STROBE signal is asserted. ASSERTED = Head 1 selected NOT ASSERTED = Head 0 selected
-20	WG	Output, Write Gate. Enables writing on the selected drive. It is asserted by the FDC chip to turn on the write and erase currents. (low lassertion)
-21	POR I I I	Output, Power on reset, Sets the drive board I in a known state following application of power I or reception of a soft power-on from the I terminal. The reset state is DRIVE SELECT, I MOTOR ON, HEAD LOAD, and SIDE SELECT deasserted I In addition, writing is disabled during the I assertion of POR. (low assertion)
-22 	WD	Output, Write Data. This signal is pulsed by I the write circuitry for each transition to be I written on the disc. It is used in conjunction I with the WG signal to write data on the disc. I (low assertion)
 23 	I WPRT I	Input, Indicates that the state of the write protect switch will not allow writing on the disc. (low assertion)
-24 	TROO	Input, Track O Indicator, Signals that the I head assembly is positioned on track O (the I outermost track). (low assertion)
-25	EN2	Not used on Controller Module
 -26 	 EN1	Input, Enables Controller output driver, This I prevents buffer contention if the controller to I drive cable is connected to the wrong side of I the T-block when connecting a two drive system. I

Table 4.1 Drive interface connector (cont'd.)

I Connector	Signal	Signal description
		,
P2/J1 pin27	I GND	Ground common return (power and signals)
-28	I GND I	Ground common return (power and signals)
-29	+5 V	+ 5 Volts D C Power supply
-30	I GND I	Ground common return (power and signals)
-31	+5 ∨	+ 5 Volts D C Power supply
-32	+5 V I	+ 5 Volts D C Power supply
-33	I GND I	Ground common return (power and signals)
-34	I GND I	Ground common return (power and signals)
-35	+12 VA	+ 12 Volts D C Power supply (Analog)
-36	+12 VA	+ 12 Volts D C Power supply (Analog)
-37	+12 V	+ 12 Volts D C Power supply (Motors)
-38	+12 V	+ 12 Volts D C Power supply (Motors)
-39	+12 V	+ 12 Volts D C Power supply (Motors)
-40	+12 V	+ 12 Volts D C Power supply (Motors)

NOTE 2: The drive interface connector is named P2 on the CONTROLLER PCA, and J1 on the DRIVE ELECTRONICS PCA. The pin assignment is the same, except for pins 1 through 4. These four pins are used to daisy-chain the address to the second drive. The address is sent from the CONTROLLER PCA to the first drive on pins 2 and 4. The first drive then outputs the modified address to the second drive on pins 1 and 3. The T-BLOCK shifts these signals to pins 2 and 4 of the next drive connector so that the second drive also receives the (modified) address on pins 2 and 4. This allows the CONTROLLER and NEXT DRIVE CABLES to be wired point to point (ie. pin1 --> pin1, pin2 --> pin2, etc.).
All the signals are shown in this table as inputs or outputs for the CONTROLLER PCA (P2). These directions are neversed.

for the CONTROLLER PCA (P2). These directions are reversed for the DRIVE ELECTRONICS PCA (J1).

Table 5.0 DRIVE ELECTRONICS PCA Test point connector

Connector	l Sigr	nal I		S	ign	a 1.		1
1	I Name			Des	cri	pti	n	1
=======================================	=======================================		=======================================	======	====	== == == == == == == == == == == = = = =		=====
1	1	1						1
I J2- 1	I GN	I ŒF						1
1	1	1						1
1 - 2	I TF	1 1	Test	point	1		Filtered Pre	amp I
1	1	1		·		}	output	1
- 3	I TF	2 1	Test	point	2		(differentia	1)
1	1	1		•				1
I 4	I TF	3 1	Test	point	3		differentiat	or 1
1	1	1)	output	1
1 - 5	1 TF	4 1	Test	point	4		(differentia	1)
					====	=====		

Table 5.1 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Head 1 connector (Top Head)

	=======		= = = =		
Connector	1	Signal	1	Signal	
1	ł	Name	1	Description	
	====		===		
1	l		1	1	
! J5 1	ı	GND	1	GND wrapped around head leads	
1	ı		ı		
1 - 2	ì	ERASE	1	Erase coil in head assembly	
1	1		١	1	
1 - 3	1	R/W 1	- 1	Read/write coil; first half	
1	ı		ı	I	
1 4	1	C.T.	- 1	Center tap of head assembly	
1	ı		1	1	
1 - 5	1	R/W 2	- 1	Read/write coil; Second half	
	=: == == ==	12 25 25 23 23 25 25 25 25 25	= == ==		

Table 5.2 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Head O connector (Bottom Head)

1Connector	1	Signal	ı	Signal	1	
1	1	Name	1	Description	ı	
=========	= == ==		======================================		1	
l J6 1	1	ERASE	1	Erase coil in head assembly	1	
- 2	1	R/W 1	1	Read/write coil; first half	1	
- 3	i	C.T.	1	Center tap of head assembly	 	
1 4	1	R/W 2	 	Read/write coil; second half	1	
. 5	i	GND	<u>i</u>	GND wrapped around head leads	İ	

Table 5.3 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Write Protect Switch Connector

=======================================	:::::::::::::::::::::::::::::::::::::::	** OFFE 201 102 102 102 102 102 102 102 102 102	:=====
Connector	l Signal	l Signal	1
l .	l Name	l Description	1
========	: == == == == == == == == == == == == ==	# 100 MIN THE	==
I J8 1	I WPRT	I Open when a write protected	1
1	1	l disc is inserted. Grounded	1
1	İ	l otherwise	1
1	1	1	- 1
1 - 2	I GND	I Ground to write protect switch	1
1	1	,	- 1
1 3	I N.C.	l No connection	ı
1	1	1	1
i 4	i N.C.	I No connection	Ĺ
			:::: :: ::

Table 5.4 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Drive Select LED Connector

## ## ## ## ## ## ## ## ## ## ## ## ##								
IConnector	1	Signal	1	Signal	1			
1	1	Name	1	Description	1			
=========	::==		== :		=			
1	1		1		1			
I J9 1	1	DRIVE SELECT	1	Cathode of the DRIVE SELECT LED	1			
1	1		ı		- 1			
1 -2	ľ	ACTIVITY LED	ı	Anode of the DRIVE SELECT LED	1			
1	ı		1		1			
1 - 3	1	N.C.	1	No connection	Ì			
l	1		1		1			
1 4	1	N.C.	1	No connection	1			

Table 5.5 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Index Hole detector Connector

=======================================	= ::: = =		===	
1Connector	1	Signal	1	Signal
!	ı	Name	i	Description
	====			
1 J10- 1	1	EMITTER	- 1	Anode of index INFRARED emitter
1	1		- 1	1
- 2	i	PHOTO	1	Emitter of Photo transistor sensor
1	ı		ì	
· - 3	i	+5 U	i	Collector of Photo transistor
,		· W •	- :	
1	1		ı	sensor '
1	ı		- 1	l l
- 4	1	GND	1	Ground to INFRARED emitter
=======================================	= ::: = =:		===	

Table 5.6 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Track O Switch Connector

Connector	1	Signal	1	Signal	1
	ļ	Name	1	Description	1
	: ::: :::	=======================================	======		:==
	1	**** **** ****	1		-
J11 1	1	TR 0 0	1	Normally open, Grounded when head	1
	1		ı	is on track zero	1
2	1	TR 0 0	1	Normally connected, Open when)
	1		İ	head is on track zero	1
3	!	N.C.	i	No connection	i
	}		1		1
··· 4	1	GND	1	Ground to Track O switch	- 1

Table 5.7 DRIVE ELECTRONICS PCA / DRIVE INTERFACE Stepper Motor Connector

=====================================		
Connector	Signal I	Signal
1	Name I	Description
=====================================		
J12- 1	PHASE 4 I	Phase 4 of stepper motor
1	1	1
1 -2 1	PHASE 2 I	Phase 2 of stepper motor
1	ţ	1
1 - 3 1	PHASE 1	Phase 1 of stepper motor
1	1	1
1 4	PHASE 3 1	Phase 3 of stepper motor
1	1	· ·
1 - 5 1	+12 V	Common to all phases of stepper
1	1	motor

Table 5.8 DRIVE ELECTRONICS PCA / SERVO BOARD INTERFACE Servo Board PCA Connector

Connector	 ====	Signal Name	 	Signal Description
J13- 1	1	MOTOR ON	1	Turns spindle motor on (low true)
- 2	1	N.C.	Ì	No connection
- 3	1	GND	; ; ;	Servo PCA Ground
4	i	+12 V	i	+12 V to Servo PCA supply

3.0 MINIFLOPPY CONTROLLER PCA THEORY OF OPERATION

Refer to the Block Diagram (Figure 1), schematic diagram (Figure 18), component location diagram (Figure 19), parts list (02640-60223), and other figures, located in SECTION 7.0.

Throughout this section, components will be referenced according to their designators in the schematic diagram (Fig 18). Functional blocks in the Block Diagram (Fig 1), are referenced with numbers in parentheses; example: Z80-A CPU (3), RAM BUFFER (5).

3.1 GENERAL OVERVIEW

3.1.1 FUNCTION

The function of the MINIFLOPPY CONTROLLER MODULE is to interface the 13272 MINIFLOPPY DISC DRIVE to the 264X Terminal. The DISC DRIVE contains all the circuits to perform the transformation from digital to analog pulses during write operations, and from analog to digital during read operations.

The minifloppy controller is a single 264X size board. The controller employs a Z-80A processor with 1 Kbytes of RAM, 8 Kbytes of ROM, and a Floppy Disc Controller (FDC) chip (Western Digital 1791-02 compatible). A single 40 conductor cable connects the controller board to the external drive unit(s). This cable provides power to the unit(s) and all of the interface control and data lines. In addition, the shield is used to send earth ground to the external drive package.

The controller is comprised of three sections: the processor, the drive interface, and the terminal interface. The Z-80A processor provides the intelligent link between the drive and terminal interfaces. It accepts high level commands (e.g. seek, read, write, etc.) from the terminal operating system and executes command routines with the help of the FDC chip. The Z-80A also performs a self-test of the minifloppy system.

The drive interface section is made up of the 1791 FDC chip and the data encoder/decoder. The FDC chip is a specialized LSI chip that replaces much of the discrete logic necessary in a floppy disc interface. The FDC accepts command and data bytes from the Z-80A and generates the control signals needed by the minifloppy drive. The FDC controls CRC generation and checking, calculates write precompensation, and performs seeking, reading, writing, formatting, and various other functions. Together, the Z-80A and 1791 FDC form a high throughput (31 Kbytes/sec) data channel. This data transfer rate cannot be fully utilized in the 13272 system because of the 1 Kbyte/sec. limitation of the terminal operating system.

3.1.2 READ AND WRITE OPERATIONS

Read and write operations are performed on SECTORS on the disc. Each SECTOR is 256 bytes long.

During a write operation, the 8 bit bytes to be written on the disc are transfered by the Terminal PROCESSOR from the Terminal DISC BUFFER to the MINIFLOPPY CONTROLLER MODULE Backplane Interface. The Z80-A CPU(3) transfers each byte from the Backplane Interface(1) to the RAM BUFFER(5). Then the Z80-A CPU(3) transfers the data from the RAM BUFFER(5) to the FLOPPY DISC CONTROLLER CHIP(7), which performs a parallel to serial transformation on the data. The FLOPPY DISC CONTROLLER (7) converts the data into a series of pulses, according to the Modified Frequency Modulation (MFM) code.

The WRITE PRECOMPENSATION circuit(9) then modifies the timing of the data pulses to reduce the effect of bit shift which occurs during the write/read process. Each WRITE DATA PULSE causes the DISC DRIVE to create a magnetic flux transition on the disc.

During a read operation, the DISC DRIVE sends a serial pulse stream to the MINIFLOPPY CONTROLLER MODULE. Each READ DATA PULSE corresponds to a magnetic flux transition on the disc.

The CONTROLLER decodes this serial pulse stream into 8 bit bytes. The FLOPPY DISC CONTROLLER CHIP(7) performs this function, using the READ CLOCK (RCLK) signal. The PHASE LOCKED LOOP (8) generates the READ CLOCK by locking to the READ DATA PULSE stream. Each byte reconstructed by the FDC(7) is read by the Z80-A CPU(3), and written in the RAM BUFFER(5). The CPU(3) then transfers these data bytes to the BACKPLANE INTERFACE(1), where they are read by the Terminal PROCESSOR.

3.1.3 PARTITIONING OF THE MINIFLOPPY CONTROLLER MODULE

The MINIFLOPPY CONTROLLER PCA can be described as ten functional blocks. The following sections describe each of them in detail (see Figure 1 - MINIFLOPPY CONTROLLER PCA BLOCK DIAGRAM):

1- Backplane Interface)==>	TERMINAL INTERFACE
2- Clock Generator 3- CPU)	
4 ROM 5- RAM)==> }	PROCESSOR
6- Memory and I/O address decoders 7- Floppy Disc Controller	,)	
8- Phase Locked Loop 9- Write Pre-Compensation 10- Drive Interface Drivers / Receivers)	DRIVE INTERFACE

3.2 TERMINAL INTERFACE

The interface between the Terminal Processor and the MINIFLOPPY CONTROLLER MODULE is a set of four registers. The two input registers are DATA IN (U23) and COMMAND (U33). The two registers which output information to the terminal processor are DATA OUT (U43) and STATUS (U53).

3.2.1 MODULE SELECTION

The CONTROLLER PCA address is I/O MODULE 15. When the module is addressed, the state of ADDRO, ADDR1, and WRITE determines which register or function is selected (U34). The following table summarizes the terminal interface registers.

Table 6.0 Terminal interface register addressing

I SIGNAL/REG.		1
I SELECTED	READ/WRITE	I ADDRESS I
_=========		
I DATA IN	WRITE	I 8F00 I
	*** *** *** *** *** *** *** *** *** ***	
I COMMAND I	WRITE	8F01

I SPON I	WRITE	8F02
**** **** **** **** **** **** **** **** ****	**** **** **** **** **** **** **** **** ****	**** **** **** **** **** **** **** **** ****
I CLR ATN I	WRITE	8F03
		**** **** **** **** **** **** **** **** ****
I DATA OUT I	READ I	8F00 I
I STATUS I	READ I	8F01
*** :: ** ** :: : : : : : : : : : : : :		

3.2.2 POLL and ATN2

When the MINIFLOPPY CONTROLLER needs service from the terminal processor , the Z80-A writes I/O register E0 (see appendix D). This sets the interrupt flip-flop (U41), and asserts ATN2 on the backplane. When the flip-flop is set, the CONTROLLER asserts bit 5 during a "polled interrupt identification" operation. The interrupt flip-flop is cleared by the terminal processor writing to memory address 8F03 (see table above).

3.2.3 INPUT REGISTERS

The DATA IN register (memory address 8F00) is used by the terminal processor to transfer data bytes to the CONTROLLER. When the register is written, a handshake flip-flop (U42) is cleared, indicating to the Z80-A (I/O address 80, bit 0) that a data byte may be read. When the Z80-A reads the byte (I/O address 60), the handshake flip-flop is automatically set.

The COMMAND register (memory address 8F01) is similar to the DATA IN register. The handshake flip-flop (U41) is cleared when the register is written, and can be read by the Z80-A as I/O address 80, bit 2. When the Z80-A reads the command byte (I/O address 40), the handshake flip-flop is set.

3.2.4 OUTPUT REGISTERS

The DATA OUT register (memory location 8F00) is used by the CONTROLLER to transfer data bytes to the terminal PROCESSOR. When the register is written by the Z80-A (I/O address 80), the handshake flip-flop is set, indicating to the terminal (memory address 8F01, bit 7) that a data byte may be read. When the terminal PROCESSOR reads the register (memory address 8F00) the handshake flip-flop is automatically reset.

The STATUS register (memory address 8F01) is used by the CONTROLLER to transfer status information to the terminal PROCESSOR. The Z80-A writes into this register as I/O address A0. When the terminal PROCESSOR reads the STATUS register (memory address 8F01), the outputs of buffer U52 are enabled on the terminal backplane data bus. This allows the terminal PROCESSOR to read the handshake flip-flops in the same operation.

The three handshake bits (U42 and U52) are initialized by the Z80-A writing $\rm I/O$ address C0. The table below summarizes the result of this operation.

Table 7.0 Handshake bit description

::: :::					
1	Handshake		Terminal mem. add. 8F01, bit#		
1 1	DATA IN	0 	6 	FULL 	TERMINAL HAS I WRITTEN IN THE DATA I IN REGISTER. I
1 1	DATA OUT	1 1 1	7 	EMPTY 	Z80-A HAS NOT WRITTEN IN THE DATA OUT REGISTER.
1	COMMAND	1 2	5 	FULL 1	TERMINAL HAS WRITTEN IN THE COMMAND REGISTER.

3.3 PROCESSOR

3.3.1 Z80-A CPU(3)

The MINIFLOPPY CONTROLLER MODULE uses a Z80-A CPU chip (U12) as the central processing element.

The use of moderate access time devices, like the ROM(U14) and the FDC(U18), is made possible by adding one WAIT STATE to every OP CODE fetch cycle (M1), and every I/O REQUEST (IORQ) cycle. The maximum access time allowed is 600 ns. This function is performed by the "WAIT STATE MACHINE" (U21, U11, U22).

The Power-on reset circuit (U212, U28, C39, R21, and CR10) asserts—the INPOR—line—for aproximately 50 ms after power-on. The SPON (SOFTWARE POWER-ON) line allows the Terminal software—to—force—the—controller into the POWER-ON RESET state. (see Section 3.2.1)

The Z80-A may be interrupted by the floppy disc controller (INTRQ) or by the missing pulse signal from the selected drive. It determines which source is interrupting by reading the Potpourri register (I/O address 20). See section 3.4.1 for more details on these interrupts.

3.3.2 ROM (4)

The MINIFLOPPY CONTROLLER MODULE program is contained in an 8K X 8 $\,$ bit ROM (U14).

3.3.3 RAM (5)

The 1 KBYTE RAM memory on the CONTROLLER MODULE is composed of two 1K \times 4 bit static RAM chips (U16 and U26). This memory is used by the Z80-A CPU for variable storage and data buffering.

3.3.4 CLOCK GENERATOR (2)

The basic 16 MHZ clock is provided by a crystal oscillator (U61). The 16 MHZ clock signal is gated by two NAND gates (U36). This provides the capability of disabling the internal clock (test point E2), and supplying an external clock signal on test point E1.

The 74LS163(U24) counter divides the 16 MHZ clock to create 8MHZ, 4MHZ, and 1MHZ clocks. The 4MHZ clock is used by the Z80-A CPU. The Write Precompensation circuit uses the 8 and 1MHZ clocks, and the FDC(U18) uses 1MHZ only.

The Z80-A CPU clock input requires a VOH (min) of 4.2V, with rise and fall times of less than 15 ns when operating at 4MHZ. The transistor circuit (Q19,R3,R4,R5, and C1), in parallel with the NAND driver (U22), reduces the rise time of the NAND gate, while resistor R2 ensures the minimum high clock level.

3.3.5 MEMORY AND I/O ADDRESS DECODERS (6)

The memory address decoder circuit (U21, U22, U31, and U32) generates the CS (CHIP SELECT) signals for the ROM and the RAMS. The following table summarizes the locations of memory:

ROM 0000H to 1FFFH RAM 4000H to 43FFH

Two 74LS138 DEMULTIPLEXERS (U27, U17) are used to decode the I/O select lines. U27 selects which output device is being written to, and U17 selects which input device is being read from.

The ERROR DISPLAY REGISTER (U37) and the LED ARRAY (CR1), are used to display the current CONTROLLER STATUS. In addition, the track number is displayed during formatting, and the test number is shown during SELF-TEST. Refer to APPENDIX C for the self test LED codes.

Bit 5 of the ERROR DISPLAY REGISTER is used as MASTER RESET for the FDC(U18) and DRIVE BOARD INTERFACE. This allows the Z80-A CPU to separately reset all DRIVE related functions under software control. It also allows extending of the POR pulse for the FDC.

The following table summarizes the addresses of the Z80-A I/O registers.

Table 8.0 Z80-A I/O register addresses

===		=======================================		=======================================	
1	I/O address	1	Read	1	Write
::: :::		:: :: ::::			
ı	0 0	ı	FDC STATUS	1	FDC COMMAND I
1	0 1	1	FDC TRACK	ı	FDC TRACK I
1	0 2	ı	FDC SECTOR	1	FDC SECTOR I
ı	0 3	1	FDC DATA	1	FDC DATA
į	2 0	1	POTPOURRI	ĺ	STOP DSA (NOT USED) I
1	4 0	1	COMMAND	1	ERROR DISPLAY
1	6 0	I	DATA IN	1	DRIVE 3 FUNCTION
İ	6 1	1		1	DRIVE 2 FUNCTION
1	6 2	1	6216 0100 01+1	1	DRIVE 1 FUNCTION
1	6 3	Į	**** ****	1	DRIVE O FUNCTION I
ı	8 0	ı	HANDSHAKE	1	DATA OUT I
1	A 0	1	****	1	STATUS
1	C 0	j	START DSA (NOT U	JSED)	INITIALIZE HANDSHAKE I
i	E 0	j	2000 MIN \$111	1	SET SYST INT, (ATN2) I
:::: #	:======================================	:: == :	# 111 121 22 22 121 121 22 22 22 22 22 22 22 22 22 22 22 22 22	= = = = = = = = = = = = = = = = = = = =	

3.4 DRIVE INTERFACE

See also Table 4.1 in Section 2.0, for signal description.

3.4.1 DRIVE INTERFACE DRIVERS AND RECEIVERS (10)

There are 12 output lines on the Disc Interface. Eight of them are the outputs of a 74LS240 (U210) 3-state octal buffer: DAO, DA1, DRIVE SELECT, MOTOR ON, HEAD LOAD, SIDE SELECT, STROBE, and STEP. STROBE is asserted when the Z80-A writes to I/O addresses 60-63. STEP is an FDC Output. DRIVE SELECT, MOTOR ON, HEAD LOAD, and SIDE SELECT are DATA BUS bits 2 to 5; DAO and DA1 are ADDRESS BUS bits 0 & 1.

The outputs of the buffer (U210) are enabled whenever EN1=RG=WG=0. EN1 (P2-26) is connected to ground on the DRIVE ELECTRONICS PCA. They are disabled (U211) when either READ GATE or WRITE GATE is asserted, indicating that a read or write operation is being performed on the DRIVE. This suppresses the noise transmited to the DRIVE by the buffered DATA BUS and ADDRESS BUS lines. A resistor network (R20) provides the necessary pull up to prevent the lines from toggling when U210 is disabled.

The WRITE GATE (WG) signal is buffered by a 3-state buffer (U29). It is disabled when the READ GATE (RG) is asserted. The DIRECTION CONTROL (DIRC), WRITE DATA (WD), and POWER ON (POR) signals are buffered (U29) and always enabled.

Each of the 8 Input lines from the DISC DRIVE to the CONTROLLER MODULE is connected to a 74LS14 SCHMITT trigger inverter, with a 10K resistor pull up. This increases the noise margin on the logic levels transmitted through the CONTROLLER TO DRIVE CABLE.

The POTPOURRI REGISTER (U110) is a buffer which allows the Z80-A to sample the state of eight signals. Table 9.0 summarizes this register.

Table 9.0 POTPOURRI register description

Bit	#	Assertion state	Description
## ## ## ## ## ## ## ## ## ## ## ## ##	======================================		
1 0	1	HIGH	WRITE PROTECT, Write protect tab is installed on disc in selected drive.
1 1	1	LOW	FDC DATA REQUEST, A data byte is available during a read operation; a data byte is required during a write operation.
1 2	1	LOW	FDC INTERRUPT REQUEST, Asserted by the FDC when it completes a command.
1 3	1	HIGH	DISCIDO (head unloaded on selected drive), LSB
1		IOW	MISSING PULSE (head loaded on selected drive) , Disc in selected drive is not spinning.
. 4	1	HIGH	DISCID1 (head unloaded on selected drive) ,
j 5		HIGH	DISCID2 (head unloaded on selected drive) , MSB of the disc drive identification code.
	1	HIGH	I 9 uSec (head loaded on selected drive), Data I pulses are occuring at least every 9 uSec. Used I during write/read self test.
6		HIGH	I SELF TEST jumper installed
1 7	i	HIGH	I LOOP DSA test point grounded (not used)

3.4.2 FLOPPY DISC CONTROLLER (7)

The FLOPPY DISC CONTROLLER (U18) performs the functions of Floppy Disc Formatter and Controller. It is composed of two primary sections: the parallel Processor Interface, and the Floppy Disc Interface.

The Processor Interface uses the 8 bidirectional DATA lines. Two address lines AO & A1, with the READ ENABLE (RE) and WRITE ENABLE (WE) signals, provide access to 5 internal registers. These registers contain DATA, COMMAND, SECTOR NUMBER, TRACK NUMBER, and STATUS information. The DATA REQUEST (DRQ) signal tells the Processor that a full 8 bit word has been received (sent) during a READ (WRITE) operation. INTERRUPT REQUEST (INTRQ) is used to signal the processor on completion of each command.

The Disc Interface section contains the logic to control the DISC DRIVE.

Table 10.0 Disc Interface signals on the FDC

l Outputs I	Description							
l WG I	Write Gate							
WD	Write Data							
STEP I	Step pulses to the Drive's stepper motor moving the head assembly							
DIRC	DIRection Control, controls the direction of the head assembly motion.							
RG I	Read Gate							
EARLY I	Control for the write pre-compensation circuit							
LATE I	Control for the write pre-compensation circuit							
Inputs I	Description							
RAW READ	Serial pulse stream from the disc drive							
RCLK I	Read Clock, generated by the Phase Locked Loop							
ĪĒ	Index Pulse indicator							
WPRT	Write Protect switch indicator							
READY	Drive Ready indicator (DISC CHANGE signal)							
TROO	Track O Indicator, indicates that the disc drive's head assembly is positioned on track number O.							

3.4.3 WRITE PRECOMPENSATION (9)

Write precompensation is a technique that is used to reduce the effects of bit shift (see Fig 2). Data pulses are time shifted prior to being written, in the direction opposite the anticipated bit shift. The FDC provides the EARLY and LATE signals, which are used to perform the write precompensation. The internal algorithm for the precompensation is described in the following table.

Table 11.0 Internal Write Precompensation algorithm

== == =	: ::: ::: :: :	: ==: ==: ==: :	:: ::: ::: ::: :::	== == == == == == == == == == == == ==		== == =	=======================================	: == == == ==	: == == :		::: :::::
1	Already			ı	Sending	i	To be	o be sent		Precompensation (MFM)	1
1	9	ent		1	-	1			ı	required	i
::: #E	= == := ::	::==::::::::::::::::::::::::::::::::::	::: ::: ::: ::::	======		== ==	======	: == == == ==	: === == :		== :==
- 1		- 1		1		ı			1		1
ı	X	l	1	1	1	ı	()	1	EARLY	1
1		ı		i		1			1		- 1
1	X	1	0	1	1	ł	1	l	ı	LATE	j
ı		1		1		1			1		1
1	0	1	0	1	0	1	1		ì	EARLY	ł
1		1		1		ı			1		1
-	1	1	0	1	0	1	(}	1	LATE	- 1
1		i		1		1			1		1

X = don't care
All other combinations = NO Precomp (nominal)

In order to eliminate the effect of jitter in the FDC WRITE DATA generation circuitry, each WRITE DATA (WD) pulse is resynchronized (U45) with the 1 MHZ clock prior to precompensation. This delay necessitates latching the EARLY and LATE signals from the FDC for later use. The rising edge of WD clocks the values of LATE and EARLY into flip-flops (U39). At the same time, WD presets the first U45 flip-flop. The next high to low transition of 1MHZ clocks a "1" into the second U45 flip-flop. A high level is then present at the serial input of the LS164 shift register (U48), which is clocked with the 8MHZ clock. This creates a 250 ns pulse which propagates through the shift register with a 125 ns time difference between each output. The latched EARLY and LATE signals are used to select the appropriate shift register output for the serial pulse stream (QA=EARLY, QB=NOMINAL, QC=LATE).

3.4.4 PHASE LOCKED LOOP (8)

3.4.4.1 Introduction

The Phase Locked Loop (PLL) is the most critical part of the DATA DECODER. It is responsible for creating a clock signal in phase with the incoming READ DATA pulses. The FDC (U18) uses this phase information to decode the MFM encoded data. For a given READ DATA signal quality (noise, jitter, etc...), the PLL accuracy determines the quality of the data recovery operation. It must be able to LOCK on the input pulses, and TRACK slow variations in the input pulse period (disc rotation speed variations).

The PLL contains three (3) major functional blocks: the Voltage Controlled Oscillator (VCO), the Phase Detector, and the Synchro Detection & Locking Logic.

The VCO generates a free running frequency of about 470 KHZ. The Synchro detection & Locking logic detects the SYNCRONIZATION FIELDS in the pulse stream, and issues the FAST LOCK, RESET, and CLAMP signals to the Phase detector and VCO. The Phase detector generates the control voltage for the VCO. It compares the relative phases of the VCO and the data pulses, and changes the control voltage so that the VCO is locked to the phase of the READ DATA pulse stream. The output of the VCO is divided by two to create the READ CLOCK (RCLK) signal which the data separator inside the FDC uses to recover the encoded data.

See Figures 3 to 7 for block diagrams, operation, and timing diagrams of the PLL.

3.4.4.2 Voltage Controlled Oscillator

The VCO contains three sections: a Ramp Generator, a Comparator with hysteresis, and a Voltage/current converter. The operation of the circuit can best be described by analyzing the two states of the oscillator output.

First, assume that the oscillator output is low (Figure 7A). Q14 is OFF, and Q15 is ON. Since Q14 is OFF, Q12 and Q13 are also OFF. Current I1 through Q15 and Q16 discharges capacitor C34. When the voltage on C34 reaches the low-going threshold of the comparator hysteresis (2.4 V, set by R13, R14), the comparator output switches to a high level.

When this happens (Figure 7B), the base of Q14 is one diode higher than the base of Q15, Q14 is ON, and Q15 is OFF. Now current I1 flows through Q12, Q14, and Q16. Q12 and Q13 are connected in a current mirror arrangement; if I1 flows through Q12, the same current flows through Q13. This current charges capacitor C34. When the voltage on C34 reaches the high-going threshold of the comparator hysteresis (5V) the comparator output changes state, returning to the low level.

The frequency of the oscillator is set by the values of the hysteresis levels, current I1, and the value of capacitor C34:

The control current I1 is generated by the V/I converter Q17, Q16, and R38. The input to this V/I converter is the output of the Phase Detector filter.

The circuit formed by Q10, Q11, and Q18, sets the control voltage on C37 when the loop is reset. When RESET is asserted, Q11 is OFF, keeping the JFET Q10 ON. The voltage on the collector of Q18 (-5.2 V) is then applied to C37 through the small Ron of the JFET. This voltage is converted to an I1 value which sets the FREE RUNNING FREQUENCY of the oscillator (about 470 KHZ). This frequency is chosen to be close to twice the expected data frequency.

When RESET is not asserted, Q11 is ON and Q10 is pinched OFF. In this state the filter voltage is allowed to move in response to correction currents from the Phase Detector.

The CLAMP input to the VCO allows the Synchro detection & Locking logic to stop the VCO, and then restart it in phase with the incoming data pulses (see Section 3.4.4.4).

3.4.4.3 Phase Detector

The Phase Detector generates the control voltage used by the VCO. To perform this function, it receives three inputs: the window pulses, the ramp signal from the VCO, and the output of the VCO. The ramp voltage is buffered by a darlington-connected emitter follower (Q2 and Q3). The triangle voltage at the emitter of Q3 is converted into a triangle current through Q4 and Q5.

The Phase Detector functions only during the 250 ns window created by the delay line as a result of a READ DATA pulse.

The operation of the Phase Detector will be described in the same way as the VCO, assuming that the window signal is asserted (high). When the oscillator output is low, Q6 is ON, and Q7, Q8 and Q9 are OFF. Current I2, set by current source Q4, flows through Q6 and charges capacitor C37 (IF = I2). When the oscillator output is high, Q6 is OFF, and Q7, Q8, and Q9 are ON. Current I2 flows through Q4, Q7, and Q9. The current mirror Q8-Q9 forces the same amount of current (-IF) to flow through Q8, discharging capacitor C37.

When the PLL is locked to the data stream, the 250 ns window resulting from the READ DATA pulse is centered around the lowest point of the ramp signal in the VCO (Figure 5A). The current into capacitor C37, is shown in Figure 5B. When the voltage ramp slope is negative, IF is a charging current; when the voltage ramp slope is positive IF is a discharging current. The amount of charge transfered to or from C37 is proportional to the area of the shaded triangles on Figure 5B.

If the input data pulse is not centered around the ramp minimum point (i.e. it is not in phase with RCLK), the frequency of the oscillator is modified so that the next data pulse will have less phase difference with RCLK. Figures 5C and 5D illustrate this frequency modification. If the data pulse is late (Figure 5C), the discharge time is greater than the charge time, so that the net charge into C37 is negative. The control voltage to the VCO decreases, I1 decreases, and the slope of the ramp signal decreases. This reduces the frequency of the VCO. Figure 5D shows the net positive current into the filter resulting from an early data pulse.

Because of the integration of the filter, the action of the Phase Detector is not instantaneous. It averages over a large number of data pulses to modify the VCO control voltage. Because of this, it tracks the slow disc speed variations without tracking the data pulse jitter, which could lead to read errors.

During data reading the Phase Detector gain is set by the current flowing through current source Q4 (TRACKING gain value). During LOCKING it is desirable to increase the Phase Detector gain to reduce the lockup time. This is done by the FAST LOCK signal, which allows current source Q5 to sum in parallel with Q4. When FAST LOCK is asserted, the Phase Detector gain increases to the LOCKING value, which is five times the TRACKING value.

3.4.4.4 Synchro Detection and Locking logic

The purpose of this circuit is to detect the SYNCHRONIZATION FIELDS (SYNC fields) in the serial data pulse stream, and to provide the VCO with the signals necessary to LOCK to the data pulses in the SYNC field (See Figures 6 and 7). In the format used in this system, a SYNC field is composed of 12 bytes of "00" HEX, which is encoded as equally spaced transitions in MFM coding (4uSec period). See MFM patterns, Figure 12.

The phase locked loop continually attempts to lock on the data pulse stream. The Synchro Detection and Locking Logic resets the loop if any of the following conditions becomes true:

- The separation between data pulses is >= 5 uSec and READ GATE is not asserted (the current data is not a SYNC FIELD),
- The FDC does not assert READ GATE within 10 bytes of the beginning of the SYNC FIELD (the FDC does not intend to read),
- or 3) The FDC deasserts READ GATE sometime after the 10th byte (the FDC has completed reading or did not find the address mark).

The operation of the synchro detection & locking logic can be described by looking at the sequence of events starting with the occurence of one READ DATA pulse. Assume the following starting conditions:

- a) READ DATA is not asserted (the pulse has not arrived yet),
- b) S/R flip-flop U35 is reset (output low),
- c) Shift register U63 is cleared,
- d) FAST LOCK is asserted,
- e) RESET is asserted,

and f) CLAMP is not asserted.

Refer to the schematic (Figure 19), the Synchro Detection and Locking Logic Block diagram (Figure 6), and the Clamp and Locking Timing diagram (Figure 7.0).

Each delayed (250 nSec) READ DATA pulse clears shift register U62. If U62 is clocked by the 1 MHZ clock 5 times without being cleared, the period between data pulses is greater than 4 uSec. Therefore, the field currently being read is NOT a SYNC FIELD. Output QE of U62 going high clears counter U46 and sets the S/R flip-flop U35. This clears shift register U63. The synchro detection circuit is then completely reset.

If the QE output of U62 is never asserted (i.e. the data pulses are \langle 5uSec apart), each data pulse clocks the 4 bit counter U46. Each 16 data pulses (2 bytes), shift register U63 is clocked. After two bytes, RESET is deasserted. At this time, the CLAMP signal (U59) is asserted, reseting the phase of the VCO. The next data pulse clocks a "1" into flip—flop U49, deasserting CLAMP. The VCO ramp is released with a well defined phase relation with the incoming READ DATA pulses. This completes the fist part of the locking process.

At this point, the VCO still oscillates at the FREE RUNNING FREQUENCY. The Phase Detector extracts the phase information and modifies the control voltage to the VCO for the next 8 bytes. During this period of time FAST LOCK is asserted, and the Phase Detector gain is at the LOCKING value. After 10 bytes, output QE of U63 goes high, deasserting FAST LOCK. This reduces the Phase Detector gain to the TRACKING value. By this time the FDC (U18) will have asserted the Read Gate (RG) signal if it intends to read. This forces the reset of S/R flip-flop U35, so that shift register U63 cannot be cleared again. When the FDC finishes reading the ID field or DATA field, READ GATE is deasserted. This allows the SYNCHRO DETECTION LOGIC to reset itself. If RG has not been asserted by the twelfth byte of the sync field, output QF of U63 goes high and sets the S/R flip-flop U35. This clears shift register U63, and the synchro detection logic is reset.

4.0 DRIVE ELECTRONICS PCA THEORY OF OPERATION

Refer to Figure 8 for the MINIFLOPPY DRIVE ELECTRONICS PCA block diagram, Figure 20 for the schematic, Figures 9 through 11 for timing diagrams, and Figure 21 for the component location diagram. All are located in SECTION 7.0.

4.1 GENERAL OVERVIEW

The MINIFLOPPY DRIVE ELECTRONICS PCA consists of three major blocks: the CONTROL LOGIC, the WRITE CIRCUIT, and the READ CIRCUIT. The WRITE CIRCUIT creates magnetic transitions on the disc by switching current through the read/write head coil. These transitions are converted back to digital form by the READ CIRCUIT. The CONTROL LOGIC supports these and other essential functions such as index hole detection, head positioning, and track 0 position sensing.

Both the encoding and decoding of the digital data is performed by the MINIFLOPPY CONTROLLER module.

4.2 CONTROL LOGIC

4.2.1 UNIT ADDRESS DECODER

The controller/drive interface allows independent function selection for each drive. When the Z80-A on the MINIFLOPPY CONTROLLER module writes to one of the drive function registers, the addressed drive latches the information on the deassertion of STROBE. The "addressed drive" (U24-1) is the drive which receives an INPUT ADDRESS of 00.

4.2.2 NEXT DRIVE ADDRESS GENERATOR

The NEXT DRIVE ADDRESS GENERATOR modifies the INPUT ADDRESS to create the OUTPUT ADDRESS. The OUTPUT ADDRESS is connected to the INPUT ADDRESS of the next drive by the T-BLOCK (see Section 6.0). This alteration of the drive address as it propagates down the daisy chain assures that only one drive will be the "addressed drive", even though all drives are decoding for an INPUT ADDRESS of 00. The following truth table summarizes the function of the NEXT DRIVE ADDRESS GENERATOR:

Table 12.0 Next Drive Address Generator truth table

1	INDA1	1	INDAO	1	OUTDA1	1	OUTDAO	1
ı	0	1	0	1	1	 	1	 1
١	0	ł	1	1	0	1	0	į
1	1	1	0	- 1	0	1	1	Į
ı	1	1	1	-	1	ı	0	1

It should be noted that the progagation delay through the NEXT DRIVE ADDRESS GENERATOR (45 nSec. max.) increases the required DRIVE ADDRESS -> STROBE setup time as additional drives are added to the daisy chain.

4.2.3 FUNCTION SELECT LATCHES

Four FUNCTION SELECT signals are latched on the deassertion edge of the STROBE signal: DRIVE SELECT, SIDE SELECT (U13), MOTOR ON, and HEAD LOAD (U23). The outputs of these latches are used on the board to define the state of the drive. This gives the controller the flexibility to perform some simultaneous operations (e.g. both motors spinning for disc-to-disc copying) and some staggered operations (e.g. motor turnon) on two drive systems. Since the unlatched function select signals are not used on the board, any reference to these signals is intended to mean the latched signals.

The "selected drive" is the drive on which DRIVE SELECT is asserted. This is the drive which is chosen for reading, writing, seeking, or returning status. Only the "selected drive" enables the output buffers which drive the signals that are wired in parallel on the drive/controller interface. A drive may be deselected in one of two ways: 1) the controller writes an explicit deselect command to the drive, or 2) the controller writes a select command to another drive. Circuitry (U62, 63) was included to deselect the drive when another drive was selected to avoid buffer contention on the interface. DRIVE SELECT is also buffered (U22) to drive the front panel LED.

The state of SIDE SELECT determines which head is biased in the active state (read or write). When SIDE SELECT is asserted, HEAD 1 (the top head) is active.

When MOTOR ON is asserted, the servo board is commanded to start the spindle motor and regulate its speed. The starting of the spindle motors in the two drive system is staggered to reduce the peak current requirements of the system.

HEAD LOAD is normally used to control a solenoid which lowers the top head on to the disc. Since the top head is loaded when the door is closed on the Tandon drive, this signal has no mechanical effect. However, it is used to multiplex between the DISC ID CODE (head unloaded) and two status signals (head loaded). See Section 4.2.4 for more information.

The assertion of the POWER-ON RESET signal initializes the function select latches to the following state:

Table 13.0 State of the Function Select Latches after initialization

ı	Signal	- 1	State	ł
	***************************************			····
1	DRIVE SELECT	1	Deselected	1
ı	HEAD LOAD	1	Unloaded	1
1	MOTOR ON	1	Deasserted	ı
1	SIDE SELECT	1	Side 0	1

4.2.4 DISC ID

The DISC IDENTIFICATION code (U15-14,3,16) is a three bit number that tells the controller what type of drive is connected to it. This allows the controller to control drives with different capacities, step rates, etc. In addition, an ID code of 7 indicates that there is no drive connected. The ID code is read by the controller from the Potpourri Register when HEAD LOAD on the selected drive is not asserted. The ID code for the Tandon TM100 drive (DRIVE ELECTRONICS PCA 13270-60002) is 0.

When HEAD LOAD is asserted, DISCID0 and DISCID2 have different meanings. DISCID0 (U15-14) becomes the output of the "Missing Pulse" one-shot multivibrator (U14-4). The assertion of this signal means that there has not been an INDEX PULSE in the last 465 mSec. This implies that the disc is not inserted or is not spinning.

With HEAD LOAD asserted, DISCID2 (U15-16) becomes the output of the "9 uSec" one-shot multivibrator (U14-12). This one-shot is used in self test routines to determine if two adjacent data pulses are more than 9 uSec. apart. The ideal maximum separation is 8 uSec. for the 10101 pattern. The input to the one shot (U22-6) is READ DATA during a read operation and WRITE DATA during a write operation.

4.2.5 DISC CHANGE

The DISC CHANGE signal (U15-5) indicates that there has been a change in the state of the WRITE PROTECT switch. Generally, this means that a disc has been removed from or inserted into the drive. This signal is used by the MINIFLOPPY CONTROLLER module to prevent inadvertant writing on a newly installed disc. It also allows the file system to automatically mount new volumes.

The output of the WRITE PROTECT switch is used to generate DISC CHANGE. The switch signal is filtered by R81, R10, and C55 to prevent false triggering from mechanical vibration. After buffering (U43), this signal drives a bidirectional one-shot multivibrator (R71, C44, U53) which creates a pulse on each transition of the switch. These pulses set a flip-flop (U54) which retains the information until the controller clears it. DISC CHANGE is cleared when the controller writes to the function register of the addressed drive with DRIVE SELECT, HEAD LOAD, and MOTOR ON all deasserted.

4.2.6 STEPPER MOTOR LOGIC

A four phase stepper motor is used to position the head mechanism over the target track. It is controlled by a 2 bit shift register (US2) which is clocked by step pulses from the MINIFLOPPY CONTROLLER MODULE. The DIRECTION (DIRC) signal from the controller determines the stepping direction. When DIRC is asserted, step pulses change the phases to cause the stepper motor to move the head toward the inner (higher numbered) tracks. The following table shows the required state of the phases of the stepper motor for each track:

Table 14.0 Phases of	'the	Stepper	Motor
----------------------	------	---------	-------

ı	Track	ı	Phase 1	LI	Phase 2	! !	Phase 3	5 1	Phase 4	1
1	**** **** **** **** **** ****						*** **** **** **** **** **** **** ****			-
- !	0 0	- 1	ON	ı	OFF	ı	OFF	- 1	ON	1
1	01	1	ON	1	ON	- 1	OFF	1	OFF	1
1	02	ı	OFF	ı	ON	1	ON	1	OFF	1
1	0.3	1	OFF	1	OFF	1	ON	1	ON	ı
ı	***	ł		1		1		1		ı
1	4N	1	ON	1	OFF	1	OFF	1	ON	1
ı	4N + 1	1	ОN	ı	ON	1	OFF	1	OFF	1
ı	4N + 2	1	OFF	i	DN	1	מס	1	OFF	1
1	4N + 3	1	OFF	ı	OFF	1	ON	1	ON	ı

The outputs of the shift register are buffered (U32) to handle the current and voltage requirements of the stepper motor.

In addition to the shift register, logic is included to inhibit stepping when the write current is flowing (U63-6), or when track 0 is reached while stepping out (U12-11). The stepper motor phases are initialized to the track 0 state by the assertion of power-on reset (POR).

4.2.7 TRACK 0

The TRACK 0 (TR00) signal indicates to the controller that the head assembly is located at physical track 0 (the outermost track). This signal is derived from the output of a mechanical switch ANDed with the appropriate phases of the stepper motor (1 and 4). The switch output is debounced using an R-S flip-flop (U12). The electrical state of the stepper motor is needed to precisely define track 0 because of the mechanical tolerance of the switch mounting.

4.2.8 INDEX

The INDEX hole in the disc provides the controller with a time reference point during each revolution of the disc. The INDEX signal is also used by the controller during self test to time the rotation period of the disc. In addition, this signal is the input to the "Missing Pulse" one-shot, which determines if the disc is spinning (see Section 4.2.4).

The index hole is detected by an infrared emitter and phototransistor detector mounted on the drive mechanism. The phototransistor current is converted to a voltage by R7, and this voltage is compared (U45) to a reference voltage of 1.66V formed by R13 and R14. The comparator has a hysteresis of +-0.2V to prevent oscillations at the edge of the hole.

4.3 WRITE CIRCUIT

The write circuit creates magnetic flux transitions on the disc by switching current through the read/write head coil. In addition, the written track is trimmed by the erase field to prevent intertrack crosstalk. In order to write on the disc, five conditions must be met:

- 1) The drive must be selected,
- 2) WRITE GATE (WG) must be asserted,
- 3) WRITE PROTECT (WRPT) must be deasserted (i.e. the disc must not have a write protect tab on it),
- 4) POWER-ON RESET (POR) must be deasserted,
- and 5) the power supplies must be high enough to satisfy the requirements of the glitch protect circuit (see Section 4.3.1).

4.3.1 GLITCH PROTECT CIRCUIT

The GLITCH PROTECT CIRCUIT prevents spurious writing or erasing when the power supplies are not fully up. The circuit consists of two comparators which independently sense the +5V and +12V supplies. The composite output (U66-7) grounds the write and erase current enable signals until the conditions for both comparators are satisfied.

The +5V supply is sensed by U45-11,10,13. A fraction of +5V (R40,R41) is compared with the zener diode reference formed by CR1 and R29. When the +5V supply is less than 4.35 +- 0.34 V and the +12V supply is within specification (+-5%), the output of the comparator will be low. This insures that the conditions required by the +12V comparator to permit writing will not be satisfied.

A fraction of the $\pm 12V$ supply (R24,R27) is also compared with the zener diode reference (U45-5,4,2). If the ± 12 V supply is less than 10.4 ± 0.83 V or if the ± 5 V comparator is not satisfied, the output of the $\pm 12V$ comparator (U45-2) is off. This allows R43 and/or R45 to supply base current to U66-6, insuring that output U66-7 is asserted.

The output of the glitch protection circuit (U66-7) is also connected to the clear input of the erase current turn-off delay one-shot (U44-3, see Section 4.3.4). This prevents the one-shot from being triggered as the supplies are coming up and remaining triggered after the glitch protection circuit is satisfied. In addition, the output is also tied to the clear input of the "Missing Pulse" one-shot (Section 4.2.4), so that the controller will get a "drive not ready" indication when the supplies are not high enough to permit writing.

4.3.2 HEAD CENTER TAP BIASING

The function performed by the read/write head is determined by the biasing of the head center tap. The voltage at U46-7 is applied to the appropriate center tap by transistors U46-3,2,1 and U46-12,13,14 based upon the state of the latched SIDE SELECT signal. For reading, transistor U46-5,6,7 is off and the center tap voltage of the active head is set by zener diode CR3 (6.8V), diode CR2 and the saturation voltage of the side selection transistor. For a write operation, transistor U46-5,6,7 is saturated, and the center tap of the active head is biased at approximately 11.6 volts. For both reading and writing, the center tap of the inactive head is biased to ground by R48 or R47. The following table summarizes the center tap biases for each function.

Table 15 Center tap biasing

1	Function	1	Head O C.T.		Head 1 C.T	
ı	Read head 0	ı	6.0 V	ı	Ground	ı
ı	Write head 0	ı	11.6 V	1	Ground	1
l	Read head 1	1	Ground	i	6.0 V	1
1	Write head 1	ł	Ground	ì	11.6 V	1

4.3.3 WRITE CURRENT SOURCE

When the conditions are met for a write operation (see Section 4.3), transistor U46-3,2,1 is switched on. This puts 0.2 V on one side of R52. The voltage on the other side of R52 (3.6 V) is set by R72 and either R67 or R68, depending on the state of flip-flop U51. The "write current" through R52 (3.2 mA +- 10%) is directed alternately through the two halves of the read/write coil by transistors U66-12,13,14 and U66-10,9,8. Refer to Figure 9 for the timing of the waveforms in the write circuit. The direction of the turns in the coil is arranged such that the disc oxide coating is magnetized in opposite directions by the current through the two halves. The leading edges of the WRITE DATA pulses from the CONTROLLER MODULE toggle flip-flop U51. Each change of state of this flip-flop causes a magnetic transition to be written on the disc.

4.3.4 TUNNEL ERASE

During writing, a 0.33 mm. wide data track is recorded. To prevent crosstalk between adjacent tracks, the edges of the track are "tunnel" erased to leave a 0.30 mm. track on the disc. The erase function is performed by passing a DC current of 79 +- 9.0 mA through the erase coil (U32-16, R54).

The tunnel erase gap is located 0.914 +- 0.051 mm. behind the read/ write gap (i.e. a given point on the disc will pass the erase gap after the read/write gap). This requires a time delay in turning on and off the erase current with respect to the write current (see Figure 10). The turn-on delay (253 uSec. nominal) is provided by a one-shot multivibrator (U44-12) which is triggered when writing commences. The turn-off delay (1.07 mSec. nominal) is created by another one-shot multivibrator (U44-13). This circuit is triggered at the beginning of writing and is retriggered by every other WRITE DATA pulse. The erase current is turned on after the first one-shot pulse and remains on until the second one-shot times out. In addition, the output of the turn-off delay one-shot is used to switch the head center-tap biasing circuit from the read state to the write state. This keeps the center tap of the head up at the writing voltage from the beginning of writing until the erase current is turned off. The turn-off delay one-shot is cleared by the glitch protect circuit to prevent erase glitches during power supply transitions.

4.4 READ CIRCUIT

The read circuit takes the signal from the head coil and, after amplification, filtering and differentiation, creates a READ DATA pulse for each magnetic transition. Please refer to Figure 11 for waveforms in various parts of the read circuit.

4.4.1 PREAMPLIFIER AND FILTER

When the center tap of one of the heads is biased for reading (see Section 4.3.2), the head signal is passed through two pairs of diodes to the input of the preamplifier (U74). This differential amplifier has an AC gain of 250-400, which increases the signal amplitude to a minimum of 200~mV peak-to-peak. The output of the preamplifier is filtered by a low-pass three pole Bessel filter to attenuate high frequency noise.

4.4.2 DIFFERENTIATOR AND COMPARATOR

The signal from the output of the Bessel filter is passed through a band pass filter (U72) which effectively differentiates the signal. (see Figure 11c). The signal then goes to a differential comparator (U61), which senses the zero crossings of the differentiated head waveform. These zero points correspond to the peaks of the original head signal (i.e. the center of the magnetic transitions sensed by the head coil). The output of the comparator is a single-ended TTL compatible waveform.

4.4.3 DROOP REJECTION CIRCUIT

Under certain circumstances, the comparator senses zero crossings which do not correspond to flux transitions. These extra zero crossings are caused by "differentiator droop". Differentiator droop results when a high resolution system (head and disc) encounters the 1010101 pattern (8 uSec. spacing) on an outside track (See Figure 11). The relatively flat slope between the two peaks causes the differentiator output to "droop" to zero.

These extra comparator crossings are removed by a time domain filter. The output of the comparator triggers a bidirectional one-shot multivibrator (R35, C21, U31), which generates a pulse for each comparator transition (Figure 11e). These pulses trigger another one-shot multivibrator (2.24 uSec., see Figure 11f). The trailing edge of the pulse from the 2.24 uSec. one-shot clocks the state of the comparator output into a flip-flop (U51). The output of the flip-flop follows the comparator output except for a time delay of 2.24 uSec. In addition, the false transition is removed because the comparator output is back in the correct state by the end of the delay. Q1, R8, C5, C8, and U35 form a pulse stretcher which guarantees a wide enough pulse (>40 nSec.) to trigger the 2.24 uSec. one-shot.

The output of flip-flop US1 triggers a bidirectional one-shot multi-vibrator (R36, C22, U31), which generates a pulse on each transition. These pulses are stretched by a one-shot multivibrator (U21) to 750 nSec. before being sent to the CONTROLLER MODULE as READ DATA.

5.0 DRIVE MECHANISM

The Disc Drive contains the mechanical parts, sensors, and control circuits necessary to rotate the disc and position the head carriage. It interfaces to the DRIVE ELECTRONICS PCA through 9 connectors described in Tables 5.0 to 5.8, Section 2.0.

The disc is rotated on a spindle assembly driven by a DC motor—tachometer combination through a belt. The speed of the spindle motor is set by the Servo Control PCA, mounted on the back of the drive. The disc rotational speed is $300~\rm{rpm}$ +/- 1.5 % (average).

See Section 4.2 for details on the interface between the Drive Mechanism and the DRIVE ELECTRONICS PCA.

6.0 TWO DRIVE SYSTEM CONNECTION

In the two drive system, the second drive is added using the T-BLOCK and the NEXT DRIVE CABLE. The T-BLOCK is mounted on the back of the first drive, providing a connection port for the NEXT DRIVE CABLE. This allows DRIVE 1 to modify the drive address signals before they are sent to DRIVE 2. (see T-BLOCK schematic, Figure 12). All other signals are wired in parallel to both drives.

7.0 FIGURES AND DIAGRAMS ==::::==::::==:::==

LIST OF FIGURES

FIGURE	NUMBER	CONTENTS
1		MINIFLOPPY CONTROLLER PCA BLOCK DIAGRAM
2		BIT SHIFT DURING READ OPERATION
3		PHASE LOCKED LOOP BLOCK DIAGRAM
4		OSCILLATOR AND PHASE DETECTOR OPERATION
5		PHASE DETECTOR OPERATION
6		SYNCHRO DETECTION & LOCKING LOGIC BLOCK DIAGRAM
7		CLAMP & LOCKING TIMING DIAGRAM
8		DRIVE ELECTRONICS PCA BLOCK DIAGRAM
9		WRITE CIRCUIT TIMING DIAGRAM
10		TUNNEL ERASE TIMING
11		READ CIRCUIT TIMING DIAGRAM
12		T-BLOCK SCHEMATIC DIAGRAM
13		MFM ENCODING ALGORITHM STATE MACHINE
14		MFM MODULATION
15		MFM DECODING ALGORITHM STATE MACHINE
16	•	MFM DECODING TIMING DIAGRAM
17		MFM PATTERNS
18		MINIFLOPPY CONTROLLER PCA SCHEMATIC DIAGRAM
19		MINIFLOPPY CONTROLLER PCA COMPONENT LOCATION DIAGRAM
20		DRIVE ELECTRONICS PCA SCHEMATIC DIAGRAM
21		DRIVE ELECTRONICS PCA COMPONENT LOCATION DIAGRAM

APPENDIX A. HP PHYSICAL FORMAT FOR 5.25" FLEXIBLE DISCS.

2 Sides/Disc 35 Tracks/Side 16 Sectors/Track -- MFM Encoding (4 uSec. bit cell)

mber of bytes	Hex Value	Description
85	4 E.	Post-index gap
16	4 E	Sector preamble
12	0 0	ID sync field
3	A1*	
1	FE	ID address mark
1	xx	Cylinder number
1	xx	Head number
1	xx	Sector number
1	xx	Sector length
2	xx	CRC
22	4E.	ID Gap
12	0 0	Data sync field
3	A1*	#
1	FB	Data address mark
256	xx	Data
2	xx	CRC
28	4E	Sector postamble
^ 155	4E	Pre-index gap
] -		
 Repeated	16 times, once pe	er sector

Notes:

- * Missing clock transition between bits 4 and 5.
- The Tracks on the disc are organized in cylinders. There are 35 cylinders in a disc. Each cylinder consists of 2 tracks, one on each side of the disc. Cylinder numbering begins at 0 (the cylinder with the largest radius). Invisible tracks have cylinder = FF.
- Head 0 is the lower head. Head 1 is the upper head. Invisible tracks have head number = FF. Defective tracks have bit 5 of head number set to 1. (Bit 0 = LSB)
- 3. Sector numbering begins at 0. Invisible tracks have sector number = FF.

7 + sector length

- 4. Data length = 2; where sector length = 0, 1, 2, 3.
- 5. Cyclic Redundancy Check (16 bits). The polynomial is: $16 \quad 12 \quad 5 \quad 1$ $G(X) = X \quad + X \quad + X \quad + X \quad .$ The CRC register is initialized to ones and includes all information starting with the address mark and up to the CRC characters.
- 6. The minimum Pre-index gap size is 155 bytes based on formatting on a drive which is 3.6% fast. Additional bytes (4E) are written until the index pulse occurs.

APPENDIX B. MODIFIED FREQUENCY MODULATION CODING

B.1 GENERAL.

The information stored on the disc is organized in concentric tracks. Each track consists of a continuous string of sectors, each of which contains a group of 256 bytes. Data is recorded in a sector on a bit-serial basis. Bits of information to be stored are first encoded, then recorded in a specific sector.

The data encoding process specifies a one to one relationship between any given information—bit and the associated sequence or sequences of flux transitions to be recorded on the disc in accordance with the specified rules. A flux transition is defined as the transition of magnetization written by a unit step change of write current, on the disc. An algorithm which produces this sequence of flux transitions for a given information—bit pattern is defined as the recording code. For the code to be useful, this one to one relationship must be unique.

For the purpose of encoding and recording information on the disc, a track is devided into equal elements defined as information—bit cells. Each contains one encoded bit of information. The information bit cell is further partitioned into the boundary—half—bit cell and the center—half—bit cell. The boundary—half—bit cell occupies the half—bit space beginning at the imaginary information—bit boundary. Similarly, the center—half—bit cell occupies the half—bit space beginning at the center of the information—bit cell. (Figure 14)

The data-encoding algorithm is restricted to flux transitions only at half-bit boundaries, which implies that the flux transition intervals will allways be multiples of the half-bit distance. Each boundary-half bit and center-half-bit assumes a value of either one or zero. The magnetization in the erase direction (arbitrarily defined) represents a binary zero, and the magnetization in the direction opposite to the erase represents a binary one. The values of half-bits can change only at the half-bit boundaries, each of which changes represents a transition of magnetization (flux transition).

The data—encoding algorithm produces a sequence of half-bit values to be recorded as magnetization states for a given information—bit pattern. The magnetization states within an information—bit cell can, therefore, be characterized by a pair of half-bit values. The four possible conditions of magnetization within an information—bit cell are designated by half-bit value pairs: $\langle 00 \rangle$, $\langle 01 \rangle$, $\langle 10 \rangle$, $\langle 11 \rangle$.

B.2 MODIFIED FREQUENCY MODULATION (MFM) ENCODING

A recording code can be characterized by a sequential machine whose next state is determined by the present value of the input (information bits) and the present state (past history). For a recording code, the magnetization states within an information-bit cell depend not only upon the present value of the input, which in this case happens to be incoming information-bits to be recorded on the disc , but also upon the magnetization states in the previous information-bit cells. Therefore, the data encoding algorithm for a recording code can be represented by the state diagram of a sequential machine. The incoming information-bits cause the machine to sequence through states determined by it's state diagram. The next state transitions in the machine occur at information-bit boundaries. Each machine state is assigned a pair of half-bit values which specifies magnetization states within an information-bit cell.

Definition of the MFM encoding algorithm:

A flux transition is always recorded at the center of the information—bit cell for each incoming information bit with a value of binary one. No flux transition is recorded for the information bit with a value of binary zero, unless it is followed by another information—bit with a value of binary zero, in which case the flux transition is provided at the end of the first information—bit cell.

The sequential machine describing this algorithm has four states, A(00), B(01), C(10), D(11). The state diagram for it is described in fig 13. Fig 14 shows what should be the output of the encoder implementing this algorithm.

The MFM code is self-clocking, that is, it contains at least one transition every two information-bits. This property is useful during decoding of the data read from the recording system, as it allows to reconstruct a clock signal from the information-bit stream itself.

B.3 MODIFIED FREQUENCY MODULATION (MFM) DECODING

During the read operation, the magnetic recording system produces an electrical pulse for each flux transition on the recorded disc. The function of the decoding circuit is to reconstruct the binary information carried by these pulses. In order to perform this task, it needs to create a clock signal in phase with the incoming data pulses, which will clock the decode algorithm state machine. The decode algorithm state machine is the counterpart of the coding algorithm. It has four states, with an associated binary value: A(0), B(1), C(1), D(0). Depending on the present state and the present input (half-bit values), the algorithm determines the next state. Figure 15 shows the decoding algorithm state machine, and Figure 16 is the associated timing diagram.

APPENDIX C. SELF TEST FLOWCHART AND ERROR CODES

C.1 OVERVIEW

1) POWER-ON

Non-Destructive Test (Self Test on Controller PCA)

2) PROGRAMMATIC

A Disc Self Test is performed upon recept of an "Initiate Self Test" disc command by the Controller. The control word received by the controller indicates whether to perform a destructive (write/read operations on disc) or nondestructive Self Test. Destructive Self Test will reformat and write the worse case data patterns on the selected test cylinder. When the CONTROLLER completes the test, the Terminal sends it a "Read Self Test" command to obtain the result of the test.

3) LOCAL

Insert jumper to execute self-test loop (jumper location is indicated in section C.2). The self-test jumper can be inserted at any time, before or after power-on. If a disc is inserted in a drive, a destructive (write/read) test is initiated. The write test reformats and writes the worst case data patterns on test cylinder 34 (worst case cylinder). If an error is found the program loops around the failing test. The LEDs on the Controller PCA indicate the failing test number. If no error is found, the LEDs remain OFF, and the self-test restarts after two seconds.

C.2 SELFTEST RESULTS

Two bytes are returned by the CONTROLLER in response to the "Read Self Test" command. They have the following format.

+*******
\EHUUXSSS\\ \SSSTTTTX\\
+*******
MSB LSB

WHERE

E Error indicator, Set if error was encountered.

H Head number, Indicates head on which the read or write test failed.

UU Unit number, Indicates which unit or drive the CONTROLLER had selected at the time of the failure. The LSB of the unit # is also displayed on the rightmost LED.


SSS SSS Subtest number, Indicates which subtest of the current test failed.

TTTT Test number, Indicates which test failed. Also displayed on the LEDs.

X X's are don't care states.

If no errors are detected, the two bytes returned by the CONTROLLER are ALL zeroes.

LEDs on the controller are read from right (MSB) to left (LSB).



Controller Board Test

Selftest Error

		Test(subtest)	
Hardware Power-on	The LEDs displays this error if the CONTROLLER can not be initialized. 1=LED ON 0=LED OFF	15(X)	1111U ^ ^^ UNIT # MSB LSB
LED Display Test	Change from 1111->0000	15(X)	1111U
ROM Test	CRC Check	4(X)	0 0 1 0 U
RAM 1 Test	Data Pattern (Lower 4 bits)	5(X)	1010U
RAM 2 Test	Data Pattern (Upper 4 bits)	6(X)	01100
RAM 3 Test	Address lines Error	7(X)	1110U
FDC Test1	FDC Timeout Error	2(0)	0100U
FDC Test2	FDC Interrupt Error	9(4)	1001U
Write Test	Write Encoding circuit (performed only on destructive test)	8(6)	0001U
Z80 I/O Test	I/O and Handshake Registers	10(7)	0101U
Drive Board Test			
Seek Test1	After Recalibration, Track 0 indicator was not found.	11(3)	1101U
Seek Test2	Track O Indicator was on when not expected.	11(5)	1101U
Seek Test3	Track 0 Indicator was not on when expected.	11(6)	1101U
No Drive	No Drives were found connecte to the Controller.	d 11(7)	1101U
Write/Read	Write/Read Ckt Test	11(8)	1101U
9 uSec Test	Test levels of 9 uSec one sho	t 11(9)	1101U

Drive Test			
No Index Mark	Disc present and spinning, but no Index Mark	12(0)	0011U
Speed Test1	Disc Spinning Faster than Specified Limits	12(1)	0011U
Speed Test2	Disc Spinning Slower than Specified Limits	12(2)	0011U
Missing Pulse	Missing Pulse indicator was not on when expected.	12(6)	0011U
Write Test			
No Disc	No Disc inserted in Drive	13(1)	1011U
Write Protected	Selected Drive shows the Disc as being Write Protected.	13(2)	1011U
UnderRun	FDC did not receive byte before 30 uSec.	13(3)	1011U
Read Test			
Not Ready	Selected Drive not ready, maybe Disc has been removed.	14(0)	0111U
No ID Field	Target ID Field was not found.	14(2)	0111U
Wrong ID Field	Some ID was found, but not the Target ID Field. Head on wrong Track (Possible Seek Error).	14(3)	0111U
CRC ERROR	Current Data Field contained a CRC Error.	14(5)	0111U
OverRun	OverRun occurred from lost data	14(6)	0111U

in the current read attempt.

C.3 TEST FLOW CHART

Test group abbreviations

CBT- Controller Board Test

DBT- Drive Board Test

DT - Drive Test

WT - Write Test

RT - Read Test

Each box indicates which particular test is performed, with reference to the test group $\langle \ \rangle$.

If the test is successful, the test in the next box is performed. Some of the boxes include one or more numbers in brackets []. These are the sub-test branches, located at the end of this flow chart. They are executed in the order indicated within the brackets.

If the Read Test fails but the cause of the error is not a direct read error, the test program branches to the sub-test routines 2,3, and 4 in this order. The cause of the error will then be one of the following OverRun (sub-test 2), Missing Pulse circuit (sub-test 3), or FDC time out (sub-test 4).


LEVEL 1	(Non	Destructive	Test)
**** **** **** **** **** ****			

	. 1600 page 6500 1607 page 5000 1270 page	4				. 4		+	-4-		··· · f ·
i	Initial	i	i	LEDS	i	i	ROM	i	i	RAM 1,2,3	İ
i)		1 1	> 		I >			· }
1	(CBT)	1	1	(CBT)	1	1	(CBT)	1	1	(CBT)	1
· † · ···	* **** **** **** **** **** **** ****	···· +·	+		··· ···· · · •	· † · ···· ·		-	4.		··· • † •
	Ų										
4	per 95, 275	+	·f- ···· ·								
!	FDC 1	!		1/0							
ı		1 7	· [1						
i	(CBT)	i	ı	(CBT)	j						


LEVEL 2 (Non Destructive Test)

I Seek 3 I I (DBT) I

LEVEL 3 (Non Destructive Test)



LEVEL 4 (Destructive Test)



C.4 SELFTEST TROUBLESHOOTING GUIDE

Controller Board

Hardware Power-on	(1) Rom (2) LED Latches
FDC Test1	(1) Floppy Disc Controller did not time out after 4 revolutions of the disc. (FDC internal timing problem)
FDC Test2	(1) Z80 processor did not receive a force interrupt from the FDC.
Write test	(1) The 9 uSec circuit detected the data pulse separation
	being equal to zero or greater then 9 uSec.
	(2) 9 uSec oneshot is defective, (3) Cable broken or not connected to drive
Z80 I/O Test	(1) Data In, Data Out, or Command Handshake registers did not toggle from one state to another.
Drive Board	
Seek Test1	(1) After recalibration, the FDC did not detect track 0
	indicator being set.
	(2) Ckt for track O indicator is defective.
	(3) Stepper motor did not move the actuator toward track $oldsymbol{0}$.
	(4) Cable broken or not connected to drive
Seek Test2	(1) Ckt for track O indicator is defective.
	(2) Stepper motor did not move the actuator toward track 34.
Seek Test3	(1) Ckt for track O indicator is defective.
	(2) Stepper motor (same as Seek Test1)
No Drive	(1) Ckt for drive ID is defective.
	(2) Cable broken or not connected to drive.
	(3) Controller received a drive ID of 7HEX.
Write/Read	(1) The data pulse separation was zero or greater than 9
	uSec from the write/read loopback circuit.
	(2) Write/Read circuit is defective on the drive board.
	(3) 9 uSec one-shot is defective.
	(4) Fluppy Disc Controller chip is defective.
	(5) Cable broken or not connected to drive
9 uSec Test	(1) 9 uSec one-shot is defective.
	(2) Cable broken or not connected to drive

Drive

No Index Mark

- (1) Index circuit is defective.
- (2) Photo detector or LED is defective.
- (3) Motor not spinning
- (4) Door not closed
- (5) Floppy Disc Controller chip is defective.

Speed Test 1,2

(1) Motor not spinning within specified limits

Missing Pulse

- (1) Missing pulse one shot circuit is defective.
- (2) Index circuit is defective.

Write

No Disc

- (1) Missing pulse detector is defective.
- (2) Door not closed
- (3) Belt not in place on spindle

Write Protect

- (1) Disc is write protected.
- (2) Write Protect circuit is defective.

UnderRun

- (1) During format operation the FDC did not receive data before 30 uSec.
- (2) Wait state machine fault
- (3) CLK running too slow
- (4) FDC internal timing problem

Read

Not Ready

- (1) Disc change circuit is defective.
- (2) Disc removed from drive

No ID Field

- (1) Disc was not formatted due to the Write circuit.
- (2) Defective disc
- (3) Defective Floppy Disc Controller chip
- (4) Read problem on drive or drive board
- (5) Phase locked loop unable to lock

Wrong ID Field

(1) Seek failure (wrong track)

CRC Error

- (1) Defective Floppy Disc Controller chip
- (2) Phase Lock Loop of the read circuit possibly defective
- (3) Defective disc
- (4) Read problem on drive or drive board

OverRun

- (1) Data lost between FDC chip and processor
- (2) Wait state machine/FDC internal timing problems

APPENDIX D. Z80 I/O REGISTER DEFINITIONS

I READ REGISTERS I

MNEMONIC BIT DEFINITIONS (REGISTER NAME) 7 6 [ADDRESS] 5 4 3 2 1 n I----> NOTE: FDC registers are complemented (lowtrue). ı IFDCSR NOTRDY WRPROT (*) HEADLD SKERR CRCERR TRACKO INDEX BUSY I(STATUS) (**) NOTRDY WRPROT RCTYPE RNF CRCERR LOSTDAT DRQ BUSY I COOHEX 1 1 IFDCTR D D D D D D D \mathbf{p} I (TRACK REG) [[O1HEX] LEDCSECTR D D D D D D \mathbf{p} \mathbf{p} I (SECTOR REG) I [02HEX] IFDCDR D D D D D \mathbf{p} D D I(DATA REG) 1 [03HEX]

(*) - FDC TYPE I commands (**)- FDC TYPE II and III commands

(HEAD LOADED ON SELECTED DRIVE)
POTPRI DSA-LP SFTEST 9USEC X MSNGPLS 1791INT DRQ WRPROT
(POTPOURRI REG) hitrue hitrue lowtrue lowtrue hitrue
[20HEX]

D = data dependent, X = state not guaranteed when read

		···· ··· ··· ··· ··· ··· ··· ··· ··· ·	··· ··· ···
1	READ	REGISTE	RS I

MNEMONIC (REGISTER NAME	• • • • • • • • • • • • • • • • • • • •		BIT	DEFINITIO	NS			
[ADDRESS]	7	6	5	4	3	2	1	0
>	NOTE: COMM	IAND and	DATA IN	registers	are	complemente	ed.	
IRDCSR I(COMMAND REG) I[40HEX]	D	D	p	D	D	D	D	D
IRDDIR I(DATA IN REG) I[60HEX] I>	Q	D	D	D	D	D	D	D
RDHDSHK (HANDSHAKE REG [80HEX]	X	X	X	X	X	CMDRF lowtrue	DORF lowtrue	DIRMT hitrue

D = data dependent, X = state not guaranteed when read

I WRITE REGISTERS I

MNEMONIC (REGISTER NAME)			BIT DE	FINITION	ıs			
[ADDRESS]	7	6	5	4	3	2	1	0
> NOTE	: FDC re	gisters	are comp	lemented	l.			
IFDCCR I(COMMAND REG) I[00HEX]	a	D	D	D	D	D	D	D
IFDCTR I(TRACK REG) I(01HEX)	D	D	D	D	D	D	D	D
IFDCSECTR I(SECTOR REG) I[02HEX]	D	D	D	D	D	D	D	D
IFDCDR I(DATA REG) I[03HEX]	D	D	D	D	D	D	D	D

D = data dependent, X = don't care for write operation.

		••••	**** **** *	••••		••••				
l	WR	1	TE	R	ΕG	I.	ST	ER	S	İ
	****	••••							···· ···· ·	•••

MNEMONIC				DEFINIT:				
(REGISTER NAME) [ADDRESS]	7	6	5	4	3	2	1	0
WREDC (ERROR DISP REG) [40HEX]	X	×	MRESET lowtrue			LED 1 o w=ON		ED(LSB) Low=ON
DFCNO (DRIVE O FUNCTION) [63HEX]	X	×	SIDESEL hitrue		MOTORON hitrue	DRVSEL hitrue	x	X
DFCN1 (DRIVE 1 FUNCTION) [62HEX]	×	×	SIDESEL hitrue	HEADLD hitrue	MOTORON hitrue	DRVSEL hitrue	×	X
DFCN2 (DRIVE 2 FUNCTION) [61HEX]	X	×	SIDESEL hitrue	HEADLD hitrue	MOTORON hitrue	DRVSEL hitrue	×	X
DFCN3 (DRIVE 3 FUNCTION) [60HEX]	×	X	SIDESEL hitrue	HEADLD hitrue	MOTORON hitrue	DRVSEL hitrue	×	×
> NOTE	: STATUS	regi	ster and	DATA OU	Γ registe	r are co	mplement	ed.
IWRDOR I(DATA OUT REG) I[80HEX]	D	D	D	D	ø	D	D	D
 WRSTR (STATUS REG) LAOHEX] >	X	X	X	NOT USED	NOT USED	BUSY hitrue	DSJ (0,1	
WRINIT (CLR HANDSHAKE REG [COHEX]	X)	X	x	×	X	x	X	x
SYSINT (SET SYSTEM INT, A [E0HEX]	X TN2)	×	X	X	X	×	×	X

D = data dependent, X = don't care for write operation

APPENDIX E. DISC COMMANDS

E.1 DESCRIPTION OF THE DISC COMMANDS

1. Request Status

The controller returns four bytes of status information. Two of these (Status 1 and Unit #) indicate how the last attempted operation completed, and which unit was involved. The other two bytes (Status 2) indicate the current condition of a specified unit.

2. Request Disc Address

The controller returns four bytes indicating the current "logical" address. This includes two bytes of target track, one byte of target head, and one byte of the target sector.

3. Request Physical Address

The controller returns three bytes indicating the physical track address on which the actuator is positioned. This includes two bytes of physical track and one byte of physical head. This is useful for calculating the number of invisible tracks between the outermost track and the current target track. This is done by subtracting the physical track address from the target track address.

4. Clear

A controller clear places the controller in a known state. Thus it is useful when initializing a system, on power up, or after a crash. This is not a hardware reset of the controller.

5. Send DSJ

The controller returns a byte indicating if the last operation completed normally, abnormally, or if the power to the controller has just been restored.

6. Seek

The seek command updates a unit's target address and moves the actuator to the new target track. A seek usually precedes a data transfer operation (or a series of consecutive data transfers).

7. END

The end command is used to put the controller and drives in a "standby state". If there is a status change in any of the drives, the controller will update the new information on that drive, and continue polling drives for either a new command or status change.

8. Read Buffered

This is the preferred method for transferring data from the disc to the Terminal Processor. Data is transferred through an internal buffer in 256 byte bursts. This prevents the relatively slow minifloppy from monopolizing the backplane for extended periods. This internal buffering allows data to be transferred at an arbitrarily slow rate.

9. Read Unbuffered

The unbuffered read allows multiples of 256 bytes of data to be transferred from the disc to the terminal using a single command. The unbuffered read is included for compatibility with other discs. Due to details of its implementation it is not the preferred method for reading the minifloppy. Unbuffered read is most useful for cold load operations since a large number of bytes can be read with a single command. In this case optimum bus utilization is not important.

10. Verify

The verify command is a read which does not transfer data to the backplane. Two bytes received by the controller indicates the number (N) of sectors to be verified, which can range from 0 to 1055. This is useful for performing a surface analysis of the disc, or checking the integrity of the data on the disc.

11. Write Buffered

This is the preferred method for transferring data from the terminal to the disc. Data is transferred through an internal buffer in 256 byte bursts. Thus, the relatively slow minifloppy will not monopolize the backplane for extended periods of time. Since 256 bytes of data are buffered within the controller, the terminal backplane need not hang waiting for the disc. This also allows data transfers to occur at an arbitrarily low rate.

12. Write Unbuffered

The unbuffered write allows multiples of 256 bytes of data to be transferred from the terminal to the disc using a single command. The unbuffered write is included for compatibility with other discs. Due to details of its implementation, it is not the preferred method for writing to the minifloppy. Unbuffered write is most useful for a cold dump operation since a large number of bytes can be written with a single command. In this case optimum backplane utilization is not important. The data transfer can occur at an arbitrarily slow rate.

13. Initialize

The initialize command is used to set or reset the D (defective) bits. The entire target track is reformatted with all D bits (located in target sector address head number, see APPENDIX A note 2) set or reset. After reformatting, the command accepts write data in a manner identical to the write buffered command. The initialize command is especially useful when formatting a disc.

14. Format

The format command takes a blank disc or a disc in another format and makes it into an HP formatted disc. Appendix A describes the HP physical track format for minifloppies. During this operation any bad/defective tracks on the disc are made into invisible tracks. It should be noted that formatting a disc will destroy all previous data.

15. Initiate Selftest

This command gives the user the capability to remotely initiate a destructive or non-destructive device self test. The self test results may then be read using the Read Selftest command.

16. Read Selftest

The controller returns the results of the last selftest the controller performed (two bytes). This is useful after the initiate self—test command or after the completion of the power—on Selftest.

17. Write Loopback

The controller stores 256 bytes in its internal buffer. A diagnostic might use this command before a Read Loopback in order to test the operation of the backplane interface.

18, Read Loopback

The controller sends 256 bytes from its internal data buffer. This is useful in diagnostics when the Write Loopback command has been used to load the internal buffer.

19. Down Load

After receiving the Down Load command, 256 bytes are stored in the controller memory starting at location 4100 (HEX). Following the reception of the last byte the controller transfers execution to location 4100 (HEX).

20. Physical Seek

This command moves the head to the Physical Target address. The drive remains selected with the disc spinning, until a new command is issued. This command also checks the period of the disc rotation. The 5 error display LEDs are used as a visual indication of the period measured by the controller firmware. When the disc rotation period is 200 + -1 MSec(0.5%), the center LED will be ON. When the period (T) is not within 0.5% the other LEDs indicate the period in MSec as follows:

See APPENDIX C Section C.2 for the LED layout.

This capability can be used for adjusting the spindle motor speed using the potentiometer located on the Servo Control PCA (on the back of the DRIVE MECHANISM).

21. Read Data

This command is equivalent to Read Buffered, where the data is transferred through an internal buffer in 256 byte bursts. Unlike the Read Buffered command, data is transferred to the backplane interface independent of CRC and Data lost errors.

22. Disc Stagger/Interleave

This command determines the disc stagger/interleave. It does this by finding sector zero, and then counting sectors until sector one is found. The disc stagger is stored in the controller data buffer, and can be read using the RLOOP command.

E.2 DETAILS OF THE DISC COMMANDS

See Section 3.2 TERMINAL INTERFACE for a description of the four registers used to communicate between the Controller and the Terminal. These registers are: COMMAND (COM.), STATUS (STATUS), DATA IN (D. IN), and DATA OUT (D. OUT).

Certain command bits are predefined for control purposes.

------ Talk/Listen bit, This bit tells whether the following data will be sent to the controller or received from the controller. 0 = Controller listen 1 = Controller talk ----- ATN2 control bit, Certain commands can set the backplane line ATN2 on completion. These 1 1 commands can set this bit to enable this action. 0 = No ATN2 on completion1 1 1 = Set ATN2 on completion (Commands which can use ATN2 have an "S" in this location. Other commands have a don't care "X") 1 1 COM. I 0 S 0 0 1 0 0 0 I (48hex = Set ATN2 on completion.) +----- (OBhex = No ATN2 on completion.)

Certain status bits are predefined. Bits 5,6 and 7 are the handshake bits which tell which registers are full or empty. These bits change automatically when the register is read from or written to. Bits 0-4 are written by the Controller Z80-A when it writes to the STATUS register (WRSTR). Bits 3 and 4 are not used.

1.	Request STATUS	i					
Termina	Terminal sends four bytes:						
COM,	0 X 0 0 1 0 X 0	(O8hex or OAhex)					
STATUS	OICXXBDDI	Busy bit set here on receipt of command					
D. IN	0 0 0 0 0 0 1 1	(03hex) Request STATUS Opcode					
D. IN		(OOhex to O3hex)					
STATUS	OICXXBDDI	Busy bit reset here when ready for command					
COM.	1 1 X 0 0 1 0 0 0 1	(88hex)					
STATUS	OICXXBDDI	Busy bit set here on receipt of command					
	ller sends four bytes	}					
D. OUT	0 0 D ((- S1 ->)	D bit set means last operation had the defective bit set. S1 field is 5 bits of status information					
	(STATUS 1)	about how the last disc operation completed (See Table E 1.0 at the end of this Section for definitions)					
D. OUT	Unit # (0-3)	Unit number of last operation					
D. OUT	*	Two bytes (STATUS 2) indicating the current status of the selected					
ודעם . מ	AWXE FCSSI	unit (See Table E 1.0 at the end of this Section for definitions)					
STATUS	OICXXBDDI	Busy bit reset here on completion					

2.	Request Disc Ac	ldress I
Termin	al sends four bytes:	
COM.	0 X 0 0 1 0 X 0 I	(08hex or 0Ahex)
STATUS	OICXXBDDI	Busy bit set here on receipt of command
D. IN	0 0 0 1 0 1 0 0 1	(14hex) Request Disc Addr Op Code
D. IN	XXXX XXXXI	Don't Care
STATUS	OICXXBDDI	Busy bit reset here when ready for command
COM.	1 X 0 0 1 0 0 0 I	(88hex)
STATUS	OICXXPDDI	Busy bit set here on receipt of command
·	ler sends four bytes	:
D. OUT	Cylinder, MSByte 11	Two bytes of logical cylinder O(=cylinder<)
D. OUT	Cylinder, LSByte 21	
D. OUT	Head (0 or 1)	One byte of head selected
D. OUTI	Sector (0-16)	One byte of sector selected
STATUSI	OICX X B D D I	Busy bit reset here on completion

з.	Request Physical	Address I					
Termina	Terminal sends four bytes:						
COM.	0 × 0 0 1 1 0 0	(OChex)					
STATUS		Busy bit set here on receipt of command					
D. IN	00010100	(14hex) Request Phys Addr Op Code					
D. IN	X X X X X X X X	Don't Care					
STATUS		Busy bit reset here when ready for command					
COM.	1 1 X 0 0 1 0 0 0 1	(88hex)					
STATUS	OICX X B D D I	Busy bit set here on receipt of command					
Control	Controller sends four bytes:						
D. OUT	Cylinder, MSByte 11	Two bytes of physical cylinder O<=cylinder<=34, for physical track					
D. OUT	Cylinder, LSByte 21						
D. OUT	Head (0 or 1)	One byte of head selected					
D. OUT	00000001	One byte of zero					
STATUS		Busy bit reset here on completion					

4.	Clear	
Termi	nal sends one byte:	
COM.	4	(50hex = Set ATN2 on completion) (10hex = No ATN2 on completion)
	I D I C X X B D D I	ATN2 line set after completion if S = 1 Busy bit reset here on completion
Contro	oller sends no bytes b	ack,
	4	
5.	I Send DSJ	·
Termin	nal sends one byte:	
COM.	1 1 X 0 1 0 0 0 0 1	(90hex)
STATUS	SIDICX XBDDI	Busy bit set here on receipt of command
Contro	oller sends one byte:	
ס. סטו		DSJ byte: 0= last operation OK 1 = last operation failed 2 = power up or self test just occurred

STATUSI O I C X X B D D I Busy bit reset here on completion

```
6. | Seek | | |
```

Terminal sends seven bytes:


COM.	1050010001	(48hex = Set ATN2 on completion) (08hex = No ATN2 on completion)
STATUS	OICX X B D D I	Busy bit set here on receipt of command
D. IN	10000000101	(O2hex) Seek Opcode
	Unit # (0-3)	Perform seek on this unit
D. IN	Cylinder, MSByte 11	Two bytes of target cylinder
D. IN	Cylinder, LSByte 2	
D. IN	Head # (0-1)	One byte of target head
	Sector # (0-16)	One byte of target sector
SNTA		ATN2 line set after completion if S = 1 Busy bit reset here on completion

Controller sends no bytes back.

Terminal sends three bytes:

	·	
COM.	1030010001	(48hex = Set ATN2 on completion) (08hex = No ATN2 on completion)
	***	Contact of the actipation
STATUS	·	Busy bit set here on receipt of command
	+ · · · · · · · · · · · · · · · · · · ·	•
D. IN	100010101	(15hex) End opcode
D. IN		Don't Care
	•	
ATN2	I O I C X X B D D I	ATN2 line set after completion if $S = 1$
SIAIUS	•••••••••••••••••••••••••••••••••••••••	Busy bit reset here on completion

Controller sends no bytes back.



9.	 				Read	
Termina	al se	nds	four	by	tes:	
COM.	0 X	0 0	1	0 0	0 i	(08hex)
STATUS	0 1	СХ	Х	B D	ו מ	Busy bit set here on receipt of command
D. IN	0 0	0 0	0	1 0	1 i	(05hex) Unbuffered Read opcode
D. IN	Uni	t #	(0-3	()	i	Selected unit number
STATUS	0 1	СХ	X	B D	Di	Busy bit reset here when ready for command
COM.	1 X	0 0	0	0 0	0 i	(80hex)
STATUS	0 I	СХ	X	B D	Di	Busy bit set here on receipt of command
					•	

Controller sends back:

D. OUTI 256xN bytes data I

The controller stops sending data when the terminal enters a new command in the COMMAND register on the Controller.

```
10. | Verify
Terminal sends five bytes:
   COM. | 0 S 0 0 1 0 0 0 |
                (48hex = Set ATN2 on completion)
   (08hex = No ATN2 on completion)
   STATUSI O I C X X B D D |
                Busy bit set here on receipt of command
   ·
D. IN | 0 0 0 0 0 1 1 1 | (07hex) Verify opcode
   ·
   D. IN | Unit # (0-3)
   .
   ·
D. IN | Sector count, 1 |
                Two byte sector count
   +---- MSRyte
```

LSEyte

STATUS+----+ Busy bit reset here on completion

ATN2 | 0 | C | X | X | B | D | D | ATN2 line set after completion if S = 1

Controller sends no bytes back.

D. IN | Sector count, 2 | |

```
11. | Write Buffered
Terminal sends 260 bytes:
COM. | 0 S 0 0 1 0 0 1 |
                   (49hex = Set ATN2 on completion)
    (09hex = No ATN2 on completion)
    STATUSI O I C X X B D D I
                   Busy bit set here on receipt of command
    .
D. IN | 0 0 0 0 1 0 0 0 |
                   (OShex) Write Buffered opcode
    D. IN | Unit # (0-3)
    STATUSI O I C X X B D D I
                   Busy bit reset here when ready for command
    COM.
   10500 00001
                   (40hex = Set ATN2 on completion)
    ....
                   (00hex = No ATN2 on completion)
    .
STATUSI O I C X X B D D I
                   Busy bit set here on receipt of command
    D. IN | 256 bytes data | |
    .
    .
ATN2 I O I C X X B D D I ATN2 line set after completion if S = 1
```

STATUS+----+ Busy bit reset here on completion

	4		···· ··· ··· ··· ·
12.	l Write	Unbuffered	į
	·• ··· ··· ··· ··· ··· ··· ··· ··· ···		

Terminal sends 4 + (256xN) bytes:

.... 1 0 X 0 0 1 0 0 0 1 COM. (OShex) STATUSI O I C X X B D D I Busy bit set here on receipt of command D. IN | 0 0 0 0 1 0 0 0 | (OShex) Unbuffered Write Op Code D. IN | Unit # (0-3) | | Selected unit number STATUSIOICX X B D D I Busy bit reset here when ready for command . 1 0 X 0 0 0 0 0 0 1 (80hex) COM. . ·

-----D. IN I 256xN bytes data I

STATUSI O I C X X B D D I

·

The controller stops receiving data when the terminal enters a new command in the COMMAND register on the Controller.

STATUS! O I C X X B D D ! Busy bit reset here on completion (When a new

Busy bit set here on receipt of command

```
| Initialize | |
```

Terminal sends 260 bytes:

COM. i	050010001	(48hex = Set ATN2 on completion) (08hex = No ATN2 on completion)
STATUS	OICX X B D D I	Rusy bit set here on receipt of command
D. IN I	X X D 0 1 0 1 1 1	Initialize opcode (OBHEX = Reset D bits) (2BHEX = Set D bits)
D. IN I	Unit # (0-3)	Selected unit number
STATUS	OICXXBDDI	Busy bit reset here when ready for command
COM. I	080000001	(40hex = Set ATN2 on completion) (00hex = No ATN2 on completion)
STATUSI	OICXXBDDI	Busy bit set here on receipt of command
D, IN I	256 bytes data	Identical to write buffered
ATN2 I	OICXXBDD	ATN2 line set after completion if $S=1$ Busy bit reset here on completion

14.	Format	· · · · · · · · · · · · · · · · · · ·
Termin	al sends six bytes:	
COM.	0 S 0 0 1 1 0 0	(4Chex = Set ATN2 on completion) (OChex = No ATN2 on completion)
STATUS	i o i c x x b b b i	Busy bit set here on receipt of command
D. IN	1 0 0 0 1 1 0 0 0 1	(18hex) Format opcode
D. IN	Unit # (0-3)	
D. IN		F-set will format the entire disc without invisible tracks T-Type must be 2 for HP format
D. IN	t Stagger parameter!	Number of physical sectors between consecutive sector numbers on the disc. Stagger parameter can range from 0 to 15.
D. IN	Data Format char.	Binary value to be written in each byte of the sector.
ATN2	I O I C X X B D D I	ATN2 line set after completion if S = 1 Busy bit reset here on completion

+-----

	†• ····	•	•• ••• •	··· ••• •				** **** **		ner mer ener mer mer mer ener er ener mer mer mer mer mer mer mer mer mer m
15.	1			I	ni 1	ia	te	Se	21 f	Test
	†							··· ··· ·		nor note note on the same same same same note on the same same same same same same same sam
Termin	a 1	. •	501	n d s	s 1	hre	e e	by	yte	5 ¦
	†	• •			··· ··· ·					•
	•	-	•	-	_	1	1	1	1	<pre>(5Fhex = Set ATN2 on completion)</pre>
	•									· Critica ito iriita on aonpata caon?
	•								 •	•
STATUS	•									,
	•									
D. IN	•					er				· Cylinder to be written and read
	-		•					,.		•
	•									
D. IN		X	x	X	x	Ы	X	x	X	W- Tells whether or not a
•	 .					···· ··· ·	<i></i>	·· ··· ··		
ATN2	l	O	I	C	Х	Х	E	D	\mathbf{p}	I ATN2 line set after completion if $S = 1$
STATUS	 			·· · ··		···· ··· ·		··		+ Busy bit reset here on completion
Control	l 1	er		er	ı d s	n	tt	ı i r	ng t	pack.



Terminal sends one byte:

COM. | 1 X 0 1 1 1 1 1 | (9Fhex) STATUSI O I C X X B D D | Busy bit set here on receipt of command Controller sends two bytes:

. D. OUT! Test results 1 | Two bytes of self test results . D. OUT! Test results 2 | LSByte (See Appendix C) STATUSI O I C X X B D D I Busy bit reset here on completion

```
-
 17. | Write Loopback Sector |
   .
Terminal sends 257 bytes:
   COM. | 0 X 0 1 1 1 1 0 |
                 (1Ehex)
STATUSI O I C X X B D D I
                 Busy bit set here on receipt of command
   D. IN | 256 bytes data | |
   STATUSI O I C X X B D D I
                Busy bit reset here on completion
Controller sends nothing back.
   18. | Read Loopback Sector |
Terminal sends one byte:
   -----
COM. | 1 X 0 1 1 1 1 0 |
                 (9Ehex)
   ·
STATUSI O I C X X B D D | Busy bit set here on receipt of command
   Controller sends 256 bytes:
   ....
D. OUTI 256 bytes data | |
   4-----
```

STATUSI O I C X X B D D | Busy bit reset here on completion

19.	I Down Load	
Termin	al sends 257 bytes:	
COM.	0 X 0 0 1 1 1 1	
STATUS	OICX XBDD I	Busy bit set here on receipt of command
D. IN	t 256 bytes data	
STATUS	OICX X B D D I	Busy bit reset here on completion
	ller sends nothing b	
20.	Physical Seek	1
Termina	al sends six bytes:	
COM.	1050110001	(58hex = Set ATN2 on completion) (18hex = No ATN2 on completion)
STATUS	OICXXBDDI	Busy bit set here on receipt of command
D. IN	1 0 0 0 0 0 0 0 1 1	(Olhex) Physical Seek opcode
D. IN	Unit# (0-3)	Target Unit/Drive for Physical Seek
D. IN	Cylinder MSByte	Two Bytes of target cylinder for Physical Seek
D. IN	Cylinder LSByte	
D. IN	Head I	Target head for Physical Seek
ATN2	OICXXBDDI	ATN2 line set after completion if $S=1$ Busy bit reset here on completion

	Read Data	i e
Termina	ıl sends 3 bytes:	
COM. I	0 S 0 1 1 0 0 0 I	(58hex = Set ATN2 on completion) (18hex = No ATN2 on completion)
STATUS	OICX X B D D I	Busy bit set here on receipt of command
D. IN I	000000101	(O2hex) Read Data opcode
D. IN I	Unit# (0-3)	Target Unit/Drive
Control	ler sends 256 bytes:	
D. OUTI	256 bytes data	The Controller sends the bytes regardless of the CRC checking result.
ATN2 I	DICXXBDDI	ATN2 line set after completion if S = 1 Busy bit reset here on completion
22. 1	Data Stagger/Inte	erleave
Termina	l sends three bytes:	
COM. I	0 5 0 1 1 0 0 0 1	(58hex = Set ATN2 on completion) (18hex = No ATN2 on completion)
STATUSI	OICXXBDDI	Busy bit set here on receipt of command
D. IN I	0 0 0 0 0 0 1 1 1	(03hex) Data Stagger opcode
D. IN I	Unit# (0-3)	Target Unit/Drive. After stagger is determined, the value is stored into controller memory (4000hex). It is the first byte received by the controller during a "Read Loopback Sector" command.
ATN2	OICXXBDD	ATN2 line set after completion if $S=1$ Busy bit reset here on completion

Table E 1.0 Status Byte Definitions

Status 1 (first byte returned by the CONTROLLER)

I 〈 S1 〉	Definition
1 00000	I Normal Completion, The operation completed without error, or the I controller has just been cleared or powered up.
00001	I Illegal Opcode, The last command contained an opcode which is I not recognized by the Minifloppy Disc System.
00010	The internal timer of the Floppy Disc Controller Chip did not I timeout and interrupt the processor within 800 millisec. or four I revolutions of the disc.
01000 	I Data Error, The disc Read or Verify operation was terminated I because a data error was detected (CRC error).
01001 	Track/Sector Compare Error, The target track or sector cannot be found (READ routine). Up to six passes of the track are made before this status is set.
 01010 	I I/O Program Error, An illegal controller command or sequence has been received by the controller.
 10001 	Defective Track, During an HP Write, Read, or Verify a set D bit was encountered.
! 10010 	
1 10011 1	Status 2 Error, Some condition in status 2 prevented the drive related operation from completing normally. These conditions include:
	I 1. Specified unit is between 0 and 3, but that drive is not I connected to the controller.
! 	l 2. There is no disc in drive.
 	! 3. A Hardware problem is detected in the drive.
	I 4. The disc is unformatted or has an unknown format. I
	6. The First Status Bit of the selected drive is set. (See bit "F" in STATUS 2, below)

Table	E.	1.	0	Status	Byte	Defini	tions	(cont'	d)
-------	----	----	---	--------	------	--------	-------	--------	----

⟨ 51 ⟩	ı	Definition
10111		Unit Unavailable, A command included a request for a unit number greater than 3.
11111	1	Drive Attention, The indicated drive is requesting attention for one of the following reasons.(see bit "A" in STATUS 2)
	1	1. A Seek completed normally.
	į	2. A Seek command failed due to:
	1	 a. Drive Fault (See bit "E" in STATUS 2, below), b. out of bounds target cylinder or sector, or c. the controller cannot find the target address (SEEK routine).
	1	 Following an End command, a change in the drive status was detected.
	1	a. Disc inserted,
	i	b. Disc removed,
	i	c. Drive connected,
	- 1	d. Drive disconnected

Table E 1.0 Status Byte Definitions (cont'd)

Status 2 (third and fourth bytes returned by the CONTROLLER)

1	Status 2	: 1	Definition	ı
1	*	1	Status 2 Error, This bit is set if one or more of the following	1
ı		1	bits are set in status 2:	1
į		ı		ı
1		ı	a. Drive Fault (See bit "E", below)	- 1
1		j	b. Seek Check (See bit "C", below)	١
1		ı	c. Any Drive Not Ready Error (see bits "SS" below)	ļ
1		ı		j
1	TTTT	ı	Disc Type, These bits indicate the type and format of the disc	- 1
1		1	currently present in the selected drive as follows:	- 1
- 1		1		1
1		ı	0000 - Empty drive	Ì
İ		i	0001 - Blank or unknown format single sided	ı
1		- 1	0010 - HP format single sided	i
1		ł	0101 - Blank or unknown format double sided	١
l		- 1	0110 - HP format double sided	1
1		1		ł
1	A	1	Attention, This bit is set when a seek completes (successfully	ı
1		1	or unsuccessfully). Following an End command, it is set if the	I
1			door is opened, or the disc changed. It is cleared after the	- 1
1		1	status is read.	1

Table E 1.0 Status Byte Definitions (cont'd)

l Status 2	Definition
! W	Write Protected, The disc in the selected drive has the write
į E	Drive Fault, This bit is set after any of the following occurs:
, 	l a. Drive goes not ready after an End command, l b. Drive goes not ready during data transfer, or l c. Hardware failure.
	Drive Fault is cleared after status is read.
; ; ;	First Status Bit, This bit is set when a disc is present in the
 	l a. Power on, l b. The door is closed, l c. Self Test completion.
	The First Status Bit is cleared after status is read.
C	
	a. an out of bounds target sector was specified, b. an attempt was made to access a non-existent physical track, b c. The seek algorithm could not find the target logical track.
	. I The Seek Check Bit is cleared after status is read.
I SS	Drive Ready, These two bits indicate the status of the selected
 	00 - Drive ready 10 - No drive connected to controller 11 - No disc in drive




FIG.1. MINIFLOPPY CONTROLLER PCA BLOCK DIAGRAM

,	4215	
		WRITE PULSES
ACTUAL PEAK POSITION FOR COMPOSITE WAVE FORM	TED	PEAK POSITION FOR SINGLE PULSE
READ PULSES	BIT SHIIL	FTED

FIG. 2. BIT SHIFT DURING READ OPERATION




FIG. 3 PHASE LOCKED LOOP BLOCK DIAGRAM




Figure 4
Oscillator and Phase Detector operation
DEC-29-80 13255-91223






Figure 4
Oscillator and Phase Detector operation
DEC-29-80 13255-91223

FIG. 5 PHASE DETECTOR OPERATION










FIG. 6 SYNCHRO DETECTION AND LOCKING LOGIC BLOCK DIAGRAM




FIG. 7 CLAMP AND LOCKING TIMING DIAGRAM

	PRE-AMP AND FILTER AC COUPLED DIFFEREN- TIATOR AC COUPLED COMPARATOR TIGNORE CIRCUIT		
WRITE DATA	+12V PWR ON/OFF GLITCH PROTECT WRITE AND ERASE CIRCUIT HEADS BIAS CIRCUIT SIDE SELECT		TO W/R AND ERASE HEADS
SIDE SELECT MOTOR ON DRIVE SELECT HEAD LOAD	FUNCTION SELECT MOTOR ON SELECT DRIVE SELECT HEAD LOAD DRIVE ID MSGPLS, AND DETECTOR DRIVE ID MSGPLS, AND	+	TO SERVO BOARD TO DRIVE LED
DRIVE ID, MSGPLS, AND 9 uSec	WPRT AND DISC CHANGE	+	WPRT SWITCH
INPUT DRIVE ADDRESS WPRT. DISC CHANGE.	NEXT DRIVE ADDRESS GENERATOR	#	OUTPUT DRIVE ADDRESS (TO NEXT DRIVE)
DIRC	STEPPER MOTOR LOGIC 4	+	TO STEPPER MO
TRACK 00	TRACK OO DETECTOR	Ī	INDEX SENSOR TRACK OO SWIT

FIG. 8 DRIVE ELECTRONICS PCA BLOCK DIAGRAM




FIG. 9 WRITE CIRCUIT TIMING DIAGRAMS




FIG. 10 TUNNEL ERASE TIMING




FIG. 11 READ CIRCUIT TIMING DIAGRAM




FIG. 12 T-BLOCK SCHEMATIC




FIG.13 MFM ENCODING ALGORITHM STATE MACHINE

INFORMATION BITS	1	1	0	1	1	0	0	0
BOUNDARY-HALF								
CENTER-HALF BIT								
MFM MODULATION	2(01)	c(lo)	A (O.O.)	D(01)	6(10)			1(0 0)
	B(O1)	C(10)	A(00)	R(OI)	C(10)	D(1	1)	A(00)

FIG. 14 MFM MODULATION




FIG. 15 MFM DECODING ALGORITHM STATE MACHINE




FIG. 16 MFM DECODING TIMING DIAGRAM

HAL SEC BIT CELL
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Ø Ø Ø Ø Ø Ø ALLZEROS DATA-2f DATA
PATTERN GENERATING 6.4SEC PERIOD PULSE STREAM
PATTERN GENERATING 8 LISEC PERIOD PULSE STREAM - 1f DATA (125 KHZ)
ENCODING RULES: 1. A TRANSITION IS WRITTEN ON THE MIDDLE OF THE BIT CELL FOR EVERY "1." 2. A TRANSITION IS WRITTEN ON THE CELL

FIG. 17 MFM PATTERNS

BOUNDARY WHEN TWO ZEROS OCCUPY ADJACENT BIT CELLS.


Figure 17 MFM Patterns DEC-29-80 13255-91223

1 - UNLESS OTHERWISE NOTICED, ALL IC'S 1820 - PREFIX.

ALL RESISTORS ARE IN OHMS, YEW, 5%.

JUMPER INSTALLED FOR

GONTINUOUS SELF TEST ONLY



13255-91223






Figure 18
Minifloppy Controller PCA Schematic Diagram
DEC-29-80 13255-91223


- L. UNLESS OTHERWISE NOTICES,
 ALL RESISTORS ARE IN OHMS, 1/2 W, 5%.
 ALL CAPACITORS ARE IN MICROFARADS, 10%.
 ALL IC'S 1820 PREFIX.
- 2 .OL BYPASS CAPS ARE C2-8, 10-12, 4-17, 19-27, 36, 38, 40, 41.



BACKPLANE CONNECTOR

Figure 18 Minifloppy Controller PCA Schematic Diagram DEC-29-80 13255-91223





Drive Electronics PCA Schematic Diagram DEC-29-80 13255-91223




Figure 21
Drive Electronics PCA Component Location Diagram
DEC-29-80 13255-91223

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	02640-60223	9	1	MINI-FLOPPY CONTROLLER, PCA	28480	02640-60223
C1 C2 C3 C4 C5	0160-4801 0160-4554 0160-4554 0160-4554 0160-4554	フフフフフ	1 33	CAPACITOR-FXD 100PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4801 0160-4554 0160-4554 0160-4554 0160-4554
C6 C7 C8 C9 C10	0160-4554 0160-4554 0160-4554 0180-2879 0160-4554	7 7 7 7 7	4	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0180-2879 0160-4554
C11 C12 C13 C14 C15	0160-4554 0160-4554 0180-2879 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0180-2879 0160-4554 0160-4554
C16 C17 C18 C19 C20	0160-4554 0160-4554 0180-2879 0160-4554 0160-4554	77777		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .22UF+50-10% 25VDC AL CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0180-2879 0160-4554 0160-4554
C21 C22 C23 C24 C25	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C26 C27 C28 C29 C30	0160-4554 0160-4554 0180-0197 0160-4554 0160-4554	7 8 7 7	1	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 56289 28480 28480	0160-4554 0160-4554 150D225X9020A2 0160-4554 0160-4554
C31 C32 C33 C34 C35	0160-4554 0160-4554 0160-4554 0160-5091 0160-4554	77797	1	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 2200PF 2% POLYP CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-5091 0160-4554
C36 C37 C38 C39 C40	0160-4554 0160-0161 0160-4554 0180-2879 0160-4554	7 4 7 7 7	1	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-10% 200VDC POLYE CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-0161 0160-4554 0180-2879 0160-4554
C41 C42	0160-4554 0160-4812	7	1	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 220PF +-5% 100VDC CER	28480 28480	0160-4554 0160-4812
CR1 CR2 CR3 CR4 CR5	1990-0622 1901-1098 1901-1098 1901-1098 1901-1098	1 1 1	1 9	LED-LAMP ARRAY LUM-INT=200UCD DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS	28480 0004G 0004G 0004G 0004G	1990-0622 1N4150 1N4150 1N4150 1N4150
CR6 CR7 CR8 CR9 CR10	1901-1098 1902-3092 1901-1098 1901-1098 1901-1098	1 1 1 1	1	DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-ZNR 4.99V 27 DD-35 PD=.4W DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS	0 0 0 4G 28 48 0 0 0 0 4 G 0 0 0 4 G 0 0 0 4 G	1N4150 1902-3092 1N4150 1N4150 1N4150
CR11	1901-1098	1		DIODE-SWITCHING 1N4150 50V 200MA 4NS	0004G	1N4150
Q1 Q2 Q3 Q4 Q5	1853-0459 1853-0459 1853-0459 1853-0459 1853-0459	33333	12	TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ	28480 28480 28480 28480 28480	1853-0459 1853-0459 1853-0459 1853-0459 1853-0459
Q6 Q7 Q8 Q9 Q10	1853-0459 1853-0459 1854-0810 1854-0810 1855-0406	333224	6 1	TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR J-FET P-CHAN D-MODE SI	28480 28480 28480 28480 32293	1853-0459 1853-0459 1854-0810 1854-0810 IT110
Q11 Q11 Q12 Q13 Q14	1853-0459 1853-0459 1853-0459 1853-0459 1854-0810	33332		TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ	28480 28480 28480 28480 28480	1853-0459 1853-0459 1853-0459 1853-0459 1853-0459 1854-0810
Q15 Q16 Q17 Q18 Q19	1854-0810 1854-0810 1854-0810 1853-0459 1853-0405	0 0 0 0 0 0	1	TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR NPN SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=625MW FT=200MHZ TRANSISTOR PNP SI PD=300MW FT=850MHZ	28480 28480 28480 28480 04713	1854-0810 1854-0810 1854-0810 1853-0459 2N4209

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R1 R2 R3 R4 R5	0683-1035 0683-4715 0683-2205 0683-1515 0683-1515	1 0 9 2 2	12 3 1 2	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 22 5% .25W FC TC=-400/+500 RESISTOR 150 5% .25W FC TC=-400/+600 RESISTOR 150 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1035 CB4715 CB2205 CB1515 CB1515
R6 R7 R8 R9 R10	0683-1035 0683-1035 0683-1035 0683-1035 0683-1035	1 1 1 1		RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1035 CB1035 CB1035 CB1035 CB1035 CB1035
R11 R12 R13 R14 R15	0683-1035 0698-3443 0757-0280 0757-0420 0698-3132	1 0 3 3	1 4 1 1	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 287 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 750 1% .125W F TC=0+-100 RESISTOR 261 1% .125W F TC=0+-100	01121 24546 24546 24546 24546	CB1035 C4-1/8-T0-287R-F C4-1/8-T0-1001-F C4-1/8-T0-751-F C4-1/8-T0-2610-F
R16 R17 R18 R19 R20	0699-0038 0699-0038 0683-4715 1810-0280 1810-0275	5 0 8 1	4 2 1	RESISTOR 555.6 .25% .125W F TC=0+-50 RESISTOR 555.6 .25% .125W F TC=0+-50 RESISTOR 470 5% .25W FC TC=-400/+600 NETWORK-RES 10-SIP10.0K OHM X 9 NETWORK-RES 10-SIP10.0K OHM X 9	28480 28480 01121 01121 01121	0699-0038 0699-0038 CB4715 210A103 210A102
R21 R22 R23 R24 R25	0683-1035 0757-0418 0683-1035 0683-4715 0757-0417	1 9 1 0 8	1	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 619 1% .125W F TC=0+-100 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 562 1% .125W F TC=0+-100	01121 24546 01121 01121 24546	CB1035 C4-1/B-T0-619R-F CB1035 CB4715 C4-1/B-T0-562R-F
R26 R27 R28 R29 R30	0698-3150 0683-1035 1810-0280 0757-0280 0757-1094	6 1 8 3 9	1	RESISTOR 2.37K 1% .125W F TC=0+-100 RESISTOR 10K 5% .25W FC TC=-400/+700 NETWORK-RES 10-SIP10.0K OHM X 9 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1.47K 1% .125W F TC=0+-100	24546 01121 01121 24546 24546	C4-1/8-T0-2371-F CB1035 210A103 C4-1/8-T0-1001-F C4-1/8-T0-1471-F
R31 R32 R33 R34 R35	0699-0038 0699-0038 0683-1035 0757-0280 0683-1035	5 1 3		RESISTOR 555.6 .25% .125W F TC=0+-50 RESISTOR 555.6 .25% .125W F TC=0+-50 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 10K 5% .25W FC TC=-400/+700	28480 28480 01121 24546 01121	0699-0038 0699-0038 CB1035 C4-1/8-T0-1001-F CB1035
R36 R37 R38	0757-0428 0757-0439 0757-0280	1 4 3	1 1	RESISTOR 1.62K 1% .125W F TC=0+-100 RESISTOR 6.81K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	24546 24546 24546	C4-1/8-T0-1621-F C4-1/8-T0-6811-F C4-1/8-T0-1001-F
S1 S2	1251-1556 1251-1556	7	2	CONNECTOR-SGL CONT SKT .018-IN-BSC-SZ CONNECTOR-SGL CONT SKT .018-IN-BSC-SZ	28480 28480	1251-1556 1251-1556
U11 U12 U14 U16 U17	1820-1112 1820-2298 1818-1005 1818-0562 1820-1216	83353	6 1 1 2 3	IC FF TTL LS D-TYPE POS-EDGE-TRIG IC NMOS 32768 (32K) ROM 450-NS 3-S IC NMOS 4096 (4K) RAM STAT 250-NS 3-S IC DCDR TTL LS 3-TO-8-LINE 3-INP	01295 28480 55576 34649 01295	SN74L874AN 1820-2298 SYP2332 MASKED P2114A-5 SN74L8138N
U18 U21 U22 U23 U24	1820-2329 1820-1197 1820-1287 1820-1997 1820-1432	1 9 8 7 5	1 3 1 4 2	IC MISC NMOS 8-BIT IC GATE TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	52840 01295 01295 01295 01295	FD1791B-01 SN74LS00N SN74LS37N SN74LS374N SN74LS163AN
U26 U27 U28 U29 U31	1818-0562 1820-1216 1820-1144 1820-1568 1820-1197	53689	1 1	IC NMOS 4096 (4K) RAM STAT 250-NS 3-S IC DCDR TTL LS 3-TO-8-LINE 3-INP IC GATE TTL LS NOR QUAD 2-INP IC BFR TTL LS BUS QUAD IC GATE TTL LS NAND QUAD 2-INP	34649 01295 01295 01295 01295	P2114A-5 SN74L5138N SN74L512N SN74L5125AN SN74L5125AN SN74L500N
U32 U33 U34 U35 U36	1820-1206 1820-1997 1820-1216 1820-1206 1820-1197	1 7 3 1 9	5	IC GATE TTL LS NOR TPL 3-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC DCDR TTL LS 3-TD-8-LINE 3-INP IC GATE TTL LS NOR TPL 3-INP IC GATE TTL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS27N SN74LS374N SN74LS138N SN74LS27N SN74LS20N
U37 U38 U39 U41 U42	1820-1196 1820-1210 1820-1112 1820-1112 1820-1112	8 7 8 8	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC GATE TTL LS AND-OR-INV DUAL 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 01295 01295 01295	SN74LS174N SN74LS51N SN74LS74AN SN74LS74AN SN74LS74AN
U43 U44 U45 U46 U47	1820-1997 1820-1297 1820-1112 1820-1432 1820-1199	7 0 8 5	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC GATE TTL LS EXCL-NOR QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC INV TTL LS HEX 1-INP	01295 01295 01295 01295 01295	SN74LS374N SN74LS266N SN74LS74AN SN74LS163AN SN74LS163AN
U48 U49 U51 U52 U53	1820-1433 1820-1112 1820-1209 1820-2024 1820-1997	6 8 4 3 7	3 2 1	IC SHF-RGTR TTL LS R-S SERIAL-IN PRL-OUT IC FF TTL LS D-TYPE POS-EDGE-TRIG IC BFR TTL LS NAND QUAD 2-INP IC DRVR TTL LS LINE DRVR OCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN	01295 01295 01295 01295 01295	SN74LS164N SN74LS74AN SN74LS3BN SN74LS244N SN74LS274N

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U57 U58 U59 U61 U62	1813-0145 1820-1202 1820-1209 1813-0130 1820-1433	0 7 4 3 6	1 1	IC MISC HYBRID IC GATE TTL LS NAND TPL 3-INP IC BFR TTL LS NAND QUAD 2-INP IC OSC HYBRID IC SHF-RGTR TTL LS R-S SERIAL-IN PRL-OUT	0739H 01295 01295 34344 01295	STTL DM-429 SN74LS10N SN74LS38N K1148A-16.0MHZ SN74LS164N
U63 U110 U111 U112 U210	1820-1433 1820-1917 1820-1199 1820-1416 1820-1917	6 1 1 5	2	IC SHF-RGTR TTL LS R-S SERIAL-IN PRL-OUT IC BFR TTL LS LINE DRVR OCTL IC INV TTL LS HEX 1-INP IC SCHHITT-RIG TTL LS INV HEX 1-INP IC SCHHITT-TRIG TTL LS INV HEX 1-INP IC BFR TTL LS LINE DRVR OCTL	01295 01295 01295 01295 01295	SN74L5164N SN74L5240N SN74L504N SN74L514N SN74L514N
U211 U212 U410	1820-1208 1820-1416 1826-0210	3 5 7	1	IC GATE TTL LS OR QUAD 2-INP IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC COMPARATOR HS 14-DIP-P PKG	01295 01295 27014	SN74LS32N SN74LS14N LM361N
XU12 XU14 XU16 XU18 XU26	1200-0654 1200-0541 1200-0539 1200-0654 1200-0539	7 1 7 7 7	2 1 2	SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 18-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 18-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0654 1200-0541 1200-0539 1200-0654 1200-0539
XU58 Z1	1200-0638 0360-0124	7	1 8	SOCKET-IC 14-CONT DIP DIP-SLDR CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND	28480 28480	1200-0638 0360-0124

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1	13270-60002	7	1	MINI-FLOPPY DRIVE, PCA	28480	13270-60002
C1 C2 C3 C4 C5	0180-2879 0180-2879 0180-2879 0160-4808 0160-4805	7 7 7 4	5 5 1	CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 470FF +-5% 100VDC CER CAPACITOR-FXD 470FF +-5% 100VDC CER 0+-30	28480 28480 28480 28480 28480	0180-2879 0180-2879 0180-2879 0160-4808 0160-4808
C6 C7 C8 C9 C10	0160-4554 0160-4554 0160-4808 0160-4554 0160-4822	7 7 4 7 2	21	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 1000PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4808 0160-4554 0160-4822
C11 C12 C13 C14 C15	0160-4554 0160-4814 0160-4814 0160-4814 0160-4814	72222	4	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 150PF +-5% 100VDC CER CAPACITOR-FXD 150PF +-5% 100VDC CER CAPACITOR-FXD 150PF +-5% 100VDC CER CAPACITOR-FXD 150PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4814 0160-4814 0160-4814 0160-4814
C16 C17 C18 C19 C20	0160-4808 0160-4554 0160-4554 0180-2879 0160-4554	4 7 7 7 7		CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4808 0160-4554 0160-4554 0180-2879 0160-4554
C21 C22 C23 C24 C25	0160-4808 0160-4819 0160-4554 0160-4554 0160-4554	4 7 7 7 7	2	CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 2200PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4808 0160-4819 0160-4554 0160-4554 0160-4554
C26 C27 C28 C29 C30	0160-4557 0160-4554 0160-4554 0160-4554 0160-4554	0 7 7 7 7	6	CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	16299 28480 28480 28480 28480	CAC04X7R104M050A 0160-4554 0160-4554 0160-4554 0160-4554
C31 C32 C33 C34 C35	0160-4557 0160-4554 0160-4554 0160-4557 0160-4554	0 7 7 0 7		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	16299 28480 28480 16299 28480	CAC04X7R104M050A 0160-4554 0160-4554 CAC04X7R104M050A 0160-4554
C36 C37 C38 C39 C40	0160-4554 0160-4819 0160-4554 0160-0174 0160-0174	7 7 7 9 9	4	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 2200FF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .47UF +80-20% 25VDC CER CAPACITOR-FXD .47UF +80-20% 25VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4819 0160-4554 0160-0174 0160-0174
C41 C42 C43 C44 C45	0160-4810 0180-2879 0160-4350 0160-4557 0160-4554	8 7 1 0 7	1	CAPACITOR-FXD 330PF +-5% 100VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 6BPF +-5% 200VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 16299 28480	0160-4810 0180-2879 0160-4350 CAC04X7R104M050A 0160-4554
C46 C47 C48 C49 C50	0160-0174 0160-4808 0160-0174 0160-4557 0180-0197	9 4 9 0 8	3	CAPACITOR-FXD .47UF +80-20% 25VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .47UF +80-20% 25VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 2.2UF+-10% 20VDC TA	28480 28480 28480 16299 56289	0160-0174 0160-4808 0160-0174 CAC04X7R104M050A 150D225X9020A2
C51 C52 C53 C54 C55	0160-4554 0160-4810 0180-0197 0160-4557 0180-0197	7 8 0 8		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 330PF +-5% 100VDC CER CAPACITOR-FXD 2.2UF+-10% 20VDC TA CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 2.2UF+-10% 20VDC TA	28480 28480 56289 16299 56289	0160-4554 0160-4810 150D225X9020A2 CAC04X7R104M050A 150D225X9020A2
CR1 CR2 CR3 CR4 CR5	1902-3070 1901-1098 1902-0954 1901-1098 1901-1098	5 1 8 1	1 17 1	DIODE-ZNR 4.22V 5% DO-35 PD=.4W DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-ZNR 6.8V 5% DO-35 PD=.4N TC=+.057% DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS	28480 0004G 28480 0004G 0004G	1902-3070 1N4150 1902-0954 1N4150 1N4150
CR6 CR7 CR8 CR9 CR10	1901-1098 1901-1098 1901-1098 1901-1098 1901-1098	1 1 1 1		DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS	0004G 0004G 0004G 0004G 0004G	1N4150 1N4150 1N4150 1N4150 1N4150
CR11 CR12 CR13 CR14 CR15	1901-1098 1901-1098 1901-1098 1901-1098 1901-1098	1 1 1 1		DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS	0004G 0004G 0004G 0004G 0004G	1N4150 1N4150 1N4150 1N4150 1N4150
CR16 CR17 CR18 CR19	1901-1098 1901-1098 1901-1098 1901-1098	1 1 1 1		DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS DIODE-SWITCHING 1N4150 50V 200MA 4NS	0804G 0004G 0004G 0004G	1N4150 1N4150 1N4150 1N4150

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
19 16 15 15	1251-5103 1251-4051 1251-4051 1251-5343 1251-5343	8 8	1 2 3	CONNECTOR 5-PIN M POST TYPE CONNECTOR 10-PIN M POST TYPE CONNECTOR 10-PIN M POST TYPE CONNECTOR 12-PIN M POST TYPE CONNECTOR 12-PIN M POST TYPE	28480 28480 28480 28480 28480	1251-5103 1251-4051 1251-4051 1251-5343 1251-5343
J10 J11 J12 J13	1251-5343 1251-6053 1251-6053 1251-6053	8 9 9	3	CONNECTOR 12-PIN M POST TYPE CONNECTOR 13-PIN M POST TYPE CONNECTOR 13-PIN M POST TYPE CONNECTOR 13-PIN M POST TYPE	28480 28480 28480 28480	1251-53 4 3 1251-6053 1251-6053 1251-6053
L1 L2 L3 L4	9100-1650 9100-1642 9100-1645 9100-1645	1 1 4 4	1 1 2	INDUCTOR RF-CH-MLD 680UH 5% .2DX.45LG INDUCTOR RF-CH-MLD 270UH 5% .2DX.45LG INDUCTOR RF-CH-MLD 390UH 5% .2DX.45LG INDUCTOR RF-CH-MLD 390UH 5% .2DX.45LG	28480 28480 28480 28480	9100-1650 9100-1642 9100-1645 9100-1645
Qi	1854-0019	3	1	TRANSISTOR NPN ST TO-18 PD=360MW	28480	1854-0019
R1 R2 R3 R4 R5	0683-1025 0683-1025 0683-2215 0683-1025 0683-2225	9 9 1 9 3	20 8 3	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 2.2K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1025 CB1025 CB2215 CB1025 CB2225
R6 R7 R8 R9 R10	0683-1515 0683-4735 0683-1035 0683-1025 0683-1035	2 4 1 9	2 6 6	RESISTOR 150 5% .25W FC TC=-400/+600 RESISTOR 47K 5% .25W FC TC=-400/+800 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1515 CB4735 CB1035 CB1025 CB1035
R11 R12 R13 R15 R16	0683-4735 0683-1035 0698-3158 0683-1025 0698-3158	4 1 4 9 4	3	RESISTOR 47K 5% .25W FC TC=-400/+800 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 23.7K 1% .125W F TC=0+-100 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 23.7K 1% .125W F TC=0+-100	01121 01121 24546 01121 24546	CB4735 CB1035 C4-1/8-T0-2372-F CB1025 C4-1/8-T0-2372-F
R17 R18 R19 R20 R21	0683-2215 0683-2215 0683-2215 0683-2215 0757-0439	1 1 1 1 4	1	RESISTOR 220 5% ,25W FC TC=-400/+600 RESISTOR 6.81K 1% ,125W F TC=0+-100	01121 01121 01121 01121 01121 24546	CB2215 CB2215 CB2215 CB2215 CB2215 C4-1/8-T0-6811-F
R22 R23 R24 R25 R26	0757-0200 0683-4735 0757-0280 0757-0280 0683-4735	7 4 3 3 4	1	RESISTOR 5.62K 1% .125W F TC=0+-100 RESISTOR 47K 5% .25W FC TC=-400/+800 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 47K 5% .25W FC TC=-400/+800	24546 01121 24546 24546 01121	C4-1/8-T0-5621-F CB4735 C4-1/8-T0-1001-F C4-1/8-T0-1001-F CB4735
R27 R28 R29 R30 R31	0757-0419 0683-1025 0683-3915 0683-4715 0683-1025	0 9 0 0 9	1 2 4	RESISTOR 681 1% .125W F TC=0+-100 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 370 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	24546 01121 01121 01121 01121	C4-1/8-T0-681R-F CB1025 CB3915 CB4715 CB1025
R32 R33 R34 R35 R36	0683-4715 0683-1025 0683-1515 0683-3915 0683-2215	0 9 2 0 1		RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 150 5% .25W FC TC=-400/+600 RESISTOR 390 5% .25W FC TC=-400/+600 RESISTOR 220 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB4715 CB1025 CB1515 CB3915 CB2215
R37 R38 R39 R40 R41	0757-0420 0698-3158 0698-3161 0757-0280 0698-3160	3 4 9 3 8	3 1 1	RESISTOR 750 1% .125W F TC=0+-100 RESISTOR 23.7K 1% .125W F TC=0+-100 RESISTOR 38.3K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 31.6K 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-751-F C4-1/8-T0-2372-F C4-1/8-T0-3832-F C4-1/8-T0-1001-F C4-1/8-T0-3162-F
R42 R43 R43 R44 R45	0683-2215 0683-1035 0683-1035 0683-4735 0683-1035	1 1 1 4		RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 47K 5% .25W FC TC=-400/+800 RESISTOR 10K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB2215 CB1035 CB1035 CB4735 CB1035
R46 R47 R48 R49 R50	0683-4725 0683-8225 0683-8225 0683-4715 0683-1025	25509	2 3	RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 8.2K 5% .25W FC TC=-400/+700 RESISTOR 8.2K 5% .25W FC TC=-400/+700 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB4725 CB8225 CB8225 CB4715 CB1025
R 51 R 52 R 53 R 54 R 55	0683-4725 0757-0280 0683-1025 0698-3622 0683-2215	2 3 9 7	1	RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 120 5% 2W MO TC=0+-200 RESISTOR 220 5% .25W FC TC=-400/+600	01121 24546 01121 28480 01121	CB4725 C4-1/B-T0-1001-F CB1025 0698-3622 CB2215
R56 R57 R58 R59 R60	0683-1025 0683-1025 0683-1025 0683-1025 0757-0278	9 9 9 9	1	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1.78K 1% .125W F TC=0+-100	01121 01121 01121 01121 01121 24546	CB1025 CB1025 CB1025 CB1025 C4-1/8-T0-1781-F

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
R61 R62 R63 R64 R65	0683-1025 0683-1025 0683-1025 0683-1025 0683-1025	9 9 9 9		RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1 025 CB1 025 CB1 025 CB1 025 CB1 025
R66 R67 R68 R69 R70	0683-1025 0757-0420 0757-0420 0683-8225 0757-0289	9 3 5 2	2	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 750 1% .125W F TC=0+-100 RESISTOR 750 1% .125W F TC=0+-100 RESISTOR 8.2K 5% .25W FC TC=-400/+700 RESISTOR 13.3K 1% .125W F TC=0+-100	01121 24546 24546 01121 19701	CB1025 C4-1/8-T0-751-F C4-1/8-T0-751-F CB8225 MF4C1/8-T0-1332-F
R71 R72 R73 R74 R75	0698-3156 0757-1094 0683-4735 0757-0289 0698-3152	29428	2 1	RESISTOR 14.7K 1% .125W F TC=0+-100 RESISTOR 1.47K 1% .125W F TC=0+-100 RESISTOR 47K 5% .25W FC TC=-400/+800 RESISTOR 13.3K 1% .125W F TC=0+-100 RESISTOR 3.48K 1% .125W F TC=0+-100	24546 24546 01121 19701 24546	C4-1/8-T0-1472-F C4-1/8-T0-1471-F CB4735 MF4C1/8-T0-1332-F C4-1/8-T0-3481F
R76 R77 R78 R79 R80	0698-3156 0698-0085 0683-2225 0683-2225 0698-3440	2 0 3 3 7	1	RESISTOR 14.7K 1% .125W F TC=0+-100 RESISTOR 2.61K 1% .125W F TC=0+-100 RESISTOR 2.2K 5% .25W FC TC=-400/+700 RESISTOR 2.2K 5% .25W FC TC=-400/+700 RESISTOR 196 1% .125W F TC=0+-100	24546 24546 01121 01121 24546	C4-1/8-T0-1472-F C4-1/8-T0-2611-F CB2225 CB2225 C4-1/8-T0-196R-F
R81 U12 U13 U1 4 U15 U21	0683-4715 1820-1197 1820-1112 1820-1423 1820-2024 1820-1437	9 8 4 3	1 5 2 1 1	RESISTOR 470 5% .25W FC TC=-400/+600 IC GATE TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC MV TTL LS MONOSTBL RETRIG DUAL IC DRVR TTL LS LINE DRVR OCTL IC MV TTL LS MONOSTBL DUAL	01121 01295 01295 01295 01295 01295	CB4715 SN74LS00N SN74LS74AN SN74LS123N SN74LS244N SN74LS221N
U22 U23 U24 U25 U31	1820-1209 1820-1112 1820-1144 1820-1416 1820-1211	4 8 6 5 8	1 1 2 2	IC BFR TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS NOR QUAD 2-INP IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC GATE TTL LS EXCL-OR QUAD 2-INP	01295 01295 01295 01295 01295 01295	SN74LS3BN SN74LS74AN SN74LS02N SN74LS14N SN74LS16N
U32 U35 U43 U44 U45	1858-0047 1820-1416 1820-1199 1820-1423 1826-0138	5 1 4 8	1 1 1	TRANSISTOR ARRAY 16-PIN PLSTC DIP IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC INV TTL LS HEX 1-INP IC MV TTL LS MONOSTBL RETRIG DUAL IC COMPARATOR GP QUAD 14-DIP-P PKG	13606 01295 01295 01295 01295	ULN-2003A SN74L514N SN74L504N SN74L5123N LM339N
U46 U51 U52 U53 U54	1858-0052 1820-1112 1820-1112 1820-1211 1820-1112	2 8 8 8 2	1	TRANSISTOR ARRAY 14-PIN PLSTC TO-116 IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS EXCL-OR QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG	04713 01295 01295 01295 01295	SPQ1678 SN74LS74AN SN74LS74AN SN74LS86N SN74LS74AN
U61 U62 U63 U64 U65	1826-0065 1820-1201 1820-1202 1820-1204 1820-0471	0 6 7 9 0	1 1 1 1	IC COMPARATOR PRON 8-DIP-P PKG IC GATE TTL LS AND QUAD 2-INP IC GATE TTL LS NAND TPL 3-INP IC GATE TTL LS NAND DUAL 4-INP IC INV TTL HEX 1-INP	01295 01295 01295 01295 01295 01295	SN72311P SN74LS08N SN74LS10N SN74LS20N SN7406N
น66 น72 น7 4	1858-0053 1826-0194 1826-0194	3 6 6	1 2	TRANSISTOR ARRAY 14-PIN PLSTC DIP IC WIDEBAND AMPL VID 14-DIP-P PKG IC WIDEBAND AMPL VID 14-DIP-P PKG	28480 18324 18324	1858-0053 NE592A NE592A

Reference Designation	HP Part Number	HP Part Number	C Qty	Description	Mfr Code	Mfr Part Number
Reference Designation	Number	3270-60003 3270-60003 3270-60003 0624-0098 0890-0790 251-6177 400-0770 1600-1016 2200-0091 2260-0002 0030-0143 3120-3040 6040-6004	C D Qty 88 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	CABLE-1.2 METER CABLE-1.2 METER SCREW-TPG 4-40 .438-IN-LG PAN-HD-POZI TUBING-HS .046 DIA CONNECTOR-2 X 20 .100 PC CABLE CLAMP CLIP-HODD, GROUND SCREW-MACH 4-40 .562-IN-LG PAN-HD-POZI NUT-HEX-DBL-CHAM 4-40-THD .062-IN-THK SCREW-SET 6-32 .5-IN-LG SHALL CUP-PT ALY CABLE-SHIELDED 40-CONDUCTOR CLAMP-CABLE-SMALL HODD-CONNECTOR MOUNTING BLOCK-EXT	28480 28480 28480 28480 18992 28480 00000 00000 28480 28480 28480	Mfr Part Number 13270-60003 13270-60003 0624-0098 0890-0790 1251-6177 MARK 5018 1600-1016 ORDER BY DESCRIPTION ORDER BY DESCRIPTION 8120-3040 5040-6004 5040-6004 5041-1004

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	13270-60004	9	1	CABLE-0.7 METER	28480	13270-60004
	0624-0098 0890-0790 1251-6177 1400-0770 1600-1016	028210	4 2 2	SCREW-TPG 4-40 .438-IN-LG PAN-HD-POZI TUBING-HS .046 DIA CONNECTOR-2 X 20 .100 PC CLAMP-CABLE CLIP-HOOD,GROUND	28480 28480 28480 18992 28480	0624-0098 0890-0790 1251-6177 MARK 5018 1600-1016
	2200-0091 2260-0002 3030-0143 8120-3040 5040-6004	7 6 0 8 7	2 2 2	SCREW-MACH 4-40 .562-IN-LG PAN-HD-POZI NUT-HEX-DBL-CHAM 4-40-THD .062-IN-THK SCREW-SET 6-32 .5-IN-LG SMALL CUP-PT ALY CABLE-SHIELDED 40-CONDUCTOR CLAMP-CABLE-SMALL	00000 00000 00000 28480 28480	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION 8120-3040 5040-6004
	5040-608 6 5041-1004	5 9	5	HOOD-CONNECTOR MOUNTING BLOCK-EXT.	28480 28480	5040-6086 5041-1004
			į			
	ı					

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	13270-60005 0470-0231 1251-6177 2200-0147 13270-00001 13270-80005	6 8 4 0	1 2 1 1	T-BLOCK COMPOUND-NUT LOCK CONNECTOR-2 X 20 .100 PC SCREW-MACH 4-40 .5-IN-LG PAN-HD-POZI COVER-T.BLOCK BOARD-ETCHED	28480 05972 28480 00000 28480 28480	13270-60005 242 1251-6177 ORDER BY DESCRIPTION 13270-00001 13270-80005

13270	MANUFACTURERS CODE LIST	AS OF 05/04/81	PAGE 1
MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP
00000 0004G 011295 04713 05972 073971 13606 16292 18324 18992 19701 24546 27014 28480 34344 34640 55576	ANY SATISFACTORY SUPPLIER UNITRODE COMPUTER PRODUCTS CORP ALLEN-BRADLEY CO TEXAS INSTR INC SEMICOND CMPNT DIV MOTOROLA SEMICONDUCTOR PRODUCTS LOCTITE CORP NO M/F DESCRIPTION FOR THIS MFG NUMBER SPRAGUE ELECT CO SEMICONDUCTOR DIV CORNING GL WK ELEC CMPNT DIV SIGNETICS CORP HANSCOM H F CO INC MEPCO/ELECTRA CORP CORNING GLASS WORKS (BRADFORD) NATIONAL SEMICONDUCTOR CORP HEWLETT-PACKARD CO CORPORATE HQ INTERSIL INC MOTOROLA INC INTEL CORP WESTERN DIGITAL CORP SYNERTEK	METHUEN MA MILWAUKEE WI DALLAS TX PHOENIX AZ NEWINGTON CT CONCORD NH RALEIGH NC SUNNYVALE CA PROVIDENCE RI MINERAL WELLS TX BRADFORD PA SANTA CLARA CA PALO ALTO CA CUPERTINO CA FRANKLIN PARK IL MOUNTAIN VIEW CA NEWPORT BEACH CA SANTA CLARA CA	53204 75222 85062 06111 03301 27604 94086 02905 76067 16701 95051 94304 95014 60131 95051 92626
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247